Home
last modified time | relevance | path

Searched refs:level0_table (Results 1 – 1 of 1) sorted by relevance

/openbmc/u-boot/arch/arm/cpu/armv7/ls102xa/
H A Dcpu.c146 u32 *level0_table = (u32 *)gd->arch.tlb_addr; in mmu_setup() local
153 set_pgsection(level0_table, 3, 3 * BLOCK_SIZE_L1, MT_NORMAL); in mmu_setup()
154 set_pgsection(level0_table, 2, 2 * BLOCK_SIZE_L1, MT_NORMAL); in mmu_setup()
156 set_pgsection(level0_table, 1, 1 * BLOCK_SIZE_L1, MT_DEVICE_MEM); in mmu_setup()
158 set_pgtable(level0_table, 0, (u32)level1_table); in mmu_setup()
187 : : "r" ((u32)level0_table), "r" (0) : "memory"); in mmu_setup()