Searched refs:l2actlr (Results 1 – 3 of 3) sorted by relevance
| /openbmc/u-boot/arch/arm/cpu/armv7/ |
| H A D | cp15.c | 17 void __weak v7_arch_cp15_set_l2aux_ctrl(u32 l2actlr, u32 cpu_midr, in v7_arch_cp15_set_l2aux_ctrl() argument
21 asm volatile ("mcr p15, 1, %0, c15, c0, 0\n\t" : : "r"(l2actlr)); in v7_arch_cp15_set_l2aux_ctrl()
|
| H A D | start.S | 265 isb @ Recommended ISB after l2actlr update
|
| /openbmc/u-boot/arch/arm/mach-omap2/omap5/ |
| H A D | hwinit.c | 323 u32 l2actlr; in init_cpu_configuration() local
325 asm volatile("mrc p15, 1, %0, c15, c0, 0" : "=r"(l2actlr)); in init_cpu_configuration()
332 l2actlr |= 0x118; in init_cpu_configuration()
333 omap_smc1(OMAP5_SERVICE_L2ACTLR_SET, l2actlr); in init_cpu_configuration()
|