Searched refs:ixSQ_WAVE_INST_DW1 (Results 1 – 16 of 16) sorted by relevance
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gca/ |
H A D | gfx_6_0_d.h | 83 #define ixSQ_WAVE_INST_DW1 0x001B macro
|
H A D | gfx_7_2_d.h | 1928 #define ixSQ_WAVE_INST_DW1 0x1b macro
|
H A D | gfx_7_0_d.h | 1907 #define ixSQ_WAVE_INST_DW1 0x1b macro
|
H A D | gfx_8_0_d.h | 2126 #define ixSQ_WAVE_INST_DW1 0x1b macro
|
H A D | gfx_8_1_d.h | 2094 #define ixSQ_WAVE_INST_DW1 0x1b macro
|
/openbmc/linux/drivers/gpu/drm/amd/amdgpu/ |
H A D | gfx_v9_4_2.c | 1844 wave_read_ind(adev, simd, wave, ixSQ_WAVE_INST_DW1); in gfx_v9_4_2_log_cu_timeout_status()
|
H A D | gfx_v9_4_3.c | 588 dst[(*no_fields)++] = wave_read_ind(adev, xcc_id, simd, wave, ixSQ_WAVE_INST_DW1); in gfx_v9_4_3_read_wave_data() 3931 wave_read_ind(adev, xcc_id, simd, wave, ixSQ_WAVE_INST_DW1); in gfx_v9_4_3_log_cu_timeout_status()
|
H A D | gfx_v6_0.c | 2982 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_INST_DW1); in gfx_v6_0_read_wave_data()
|
H A D | gfx_v7_0.c | 4123 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_INST_DW1); in gfx_v7_0_read_wave_data()
|
H A D | gfx_v8_0.c | 5229 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_INST_DW1); in gfx_v8_0_read_wave_data()
|
H A D | gfx_v9_0.c | 1782 dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_INST_DW1); in gfx_v9_0_read_wave_data()
|
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/ |
H A D | gc_9_0_offset.h | 7107 #define ixSQ_WAVE_INST_DW1 … macro
|
H A D | gc_9_2_1_offset.h | 7354 #define ixSQ_WAVE_INST_DW1 … macro
|
H A D | gc_9_1_offset.h | 7315 #define ixSQ_WAVE_INST_DW1 … macro
|
H A D | gc_9_4_2_offset.h | 7655 #define ixSQ_WAVE_INST_DW1 … macro
|
H A D | gc_9_4_3_offset.h | 7417 #define ixSQ_WAVE_INST_DW1 … macro
|