Home
last modified time | relevance | path

Searched refs:ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL (Results 1 – 14 of 14) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h7543 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL … macro
H A Ddcn_3_0_1_offset.h12386 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL … macro
H A Ddcn_2_1_0_offset.h12990 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL … macro
H A Ddcn_1_0_offset.h13230 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL … macro
H A Ddcn_3_1_2_offset.h14200 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL … macro
H A Ddcn_3_2_1_offset.h13676 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL … macro
H A Ddcn_3_1_5_offset.h14306 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL … macro
H A Ddcn_3_1_4_offset.h301 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL … macro
H A Ddcn_3_2_0_offset.h13697 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL … macro
H A Ddcn_3_1_6_offset.h14797 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL … macro
H A Ddcn_3_0_2_offset.h15279 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL … macro
H A Ddcn_2_0_0_offset.h16654 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL … macro
H A Ddcn_3_0_0_offset.h17002 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_12_0_offset.h17043 #define ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL … macro