Home
last modified time | relevance | path

Searched refs:ixAZALIA_CRC0_CHANNEL3 (Results 1 – 18 of 18) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_8_0_d.h5453 #define ixAZALIA_CRC0_CHANNEL3 0x3 macro
H A Ddce_10_0_d.h6724 #define ixAZALIA_CRC0_CHANNEL3 0x3 macro
H A Ddce_11_0_d.h6886 #define ixAZALIA_CRC0_CHANNEL3 0x3 macro
H A Ddce_11_2_d.h8231 #define ixAZALIA_CRC0_CHANNEL3 0x3 macro
H A Ddce_12_0_offset.h18111 #define ixAZALIA_CRC0_CHANNEL3 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_offset.h7394 #define ixAZALIA_CRC0_CHANNEL3 macro
H A Ddcn_3_0_1_offset.h12237 #define ixAZALIA_CRC0_CHANNEL3 macro
H A Ddcn_2_1_0_offset.h12841 #define ixAZALIA_CRC0_CHANNEL3 macro
H A Ddcn_1_0_offset.h13081 #define ixAZALIA_CRC0_CHANNEL3 macro
H A Ddcn_3_1_2_offset.h14051 #define ixAZALIA_CRC0_CHANNEL3 macro
H A Ddcn_3_2_1_offset.h13527 #define ixAZALIA_CRC0_CHANNEL3 macro
H A Ddcn_3_1_5_offset.h14157 #define ixAZALIA_CRC0_CHANNEL3 macro
H A Ddcn_3_1_4_offset.h207 #define ixAZALIA_CRC0_CHANNEL3 macro
H A Ddcn_3_2_0_offset.h13548 #define ixAZALIA_CRC0_CHANNEL3 macro
H A Ddcn_3_1_6_offset.h14648 #define ixAZALIA_CRC0_CHANNEL3 macro
H A Ddcn_3_0_2_offset.h15130 #define ixAZALIA_CRC0_CHANNEL3 macro
H A Ddcn_2_0_0_offset.h16505 #define ixAZALIA_CRC0_CHANNEL3 macro
H A Ddcn_3_0_0_offset.h16854 #define ixAZALIA_CRC0_CHANNEL3 macro