Home
last modified time | relevance | path

Searched refs:is_tx (Results 1 – 25 of 55) sorted by relevance

123

/openbmc/linux/drivers/usb/musb/
H A Dmusb_cppi41.c59 if (cppi41_channel->is_tx) in save_rx_toggle()
77 if (cppi41_channel->is_tx) in update_rx_toggle()
145 musb_dma_completion(musb, hw_ep->epnum, cppi41_channel->is_tx); in cppi41_trans_done()
160 direction = cppi41_channel->is_tx ? DMA_MEM_TO_DEV in cppi41_trans_done()
176 if (!cppi41_channel->is_tx) { in cppi41_trans_done()
255 if (cppi41_channel->is_tx) { in cppi41_dma_callback()
277 if (!cppi41_channel->is_tx || empty) { in cppi41_dma_callback()
348 if (cppi41_channel->is_tx) in cppi41_set_dma_mode()
357 if (cppi41_channel->is_tx) { in cppi41_set_dma_mode()
380 if (!cppi41_channel->is_tx) in da8xx_set_dma_mode()
[all …]
H A Dux500_dma.c38 u8 is_tx; member
65 musb_dma_completion(musb, hw_ep->epnum, ux500_channel->is_tx); in ux500_dma_callback()
89 len, ux500_channel->is_tx); in ux500_configure_channel()
99 direction = ux500_channel->is_tx ? DMA_MEM_TO_DEV : DMA_DEV_TO_MEM; in ux500_configure_channel()
129 struct musb_hw_ep *hw_ep, u8 is_tx) in ux500_dma_channel_allocate() argument
147 ux500_channel = is_tx ? &(controller->tx_channel[ch_num]) : in ux500_dma_channel_allocate()
158 hw_ep->epnum, is_tx, ch_num); in ux500_dma_channel_allocate()
216 ux500_channel->ch_num, ux500_channel->is_tx); in ux500_dma_channel_abort()
219 if (ux500_channel->is_tx) { in ux500_dma_channel_abort()
277 u8 is_tx = 0; in ux500_dma_controller_start() local
[all …]
H A Dmusb_trace.h241 __field(u8, is_tx)
252 __entry->is_tx = req->tx;
263 __entry->is_tx ? "tx/IN" : "rx/OUT",
321 __field(u8, is_tx)
331 __entry->is_tx = ch->is_tx;
338 __entry->port, __entry->is_tx ? "tx" : "rx",
H A Dcppi_dma.h131 u8 is_tx; member
/openbmc/u-boot/drivers/ddr/marvell/axp/
H A Dddr3_dqs.c67 int ddr3_find_adll_limits(MV_DRAM_INFO *dram_info, u32 cs, u32 ecc, int is_tx);
68 int ddr3_check_window_limits(u32 pup, int high_limit, int low_limit, int is_tx,
71 int is_tx);
73 int is_tx, u32 special_pattern_pup);
75 int is_tx, u32 special_pattern_pup);
77 int is_tx);
295 int ddr3_find_adll_limits(MV_DRAM_INFO *dram_info, u32 cs, u32 ecc, int is_tx) in ddr3_find_adll_limits() argument
318 adll_addr = ((is_tx == 1) ? PUP_DQS_WR : PUP_DQS_RD); in ddr3_find_adll_limits()
319 adll_end_val = ((is_tx == 1) ? ADLL_MIN : ADLL_MAX); in ddr3_find_adll_limits()
320 adll_start_val = ((is_tx == 1) ? ADLL_MAX : ADLL_MIN); in ddr3_find_adll_limits()
[all …]
H A Dddr3_pbs.c63 static int ddr3_pbs_per_bit(MV_DRAM_INFO *dram_info, int *start_over, int is_tx,
65 static int ddr3_set_pbs_results(MV_DRAM_INFO *dram_info, int is_tx);
1087 u32 pbs_curr_val, u32 start_pbs, u32 ecc, int is_tx) in lock_pups() argument
1108 if (is_tx == 1) in lock_pups()
1136 static int ddr3_pbs_per_bit(MV_DRAM_INFO *dram_info, int *start_over, int is_tx, in ddr3_pbs_per_bit() argument
1176 if (is_tx == 1) { in ddr3_pbs_per_bit()
1195 if (is_tx == 1) in ddr3_pbs_per_bit()
1219 if (is_tx == 1) in ddr3_pbs_per_bit()
1240 ddr3_sdram_pbs_compare(dram_info, pup_locked, is_tx, in ddr3_pbs_per_bit()
1385 if (is_tx == 1) { in ddr3_pbs_per_bit()
[all …]
H A Dddr3_sdram.c281 int is_tx, u32 pbs_pattern_idx, in ddr3_sdram_pbs_compare() argument
328 if (is_tx == 1) { in ddr3_sdram_pbs_compare()
401 pup_addr = (is_tx == 1) ? PUP_PBS_TX : PUP_PBS_RX; in ddr3_sdram_pbs_compare()
/openbmc/linux/drivers/mailbox/
H A Dti-msgmgr.c49 bool is_tx; member
111 bool is_tx; member
287 if (qinst->is_tx) { in ti_msgmgr_queue_rx_interrupt()
326 if (qinst->is_tx) in ti_msgmgr_queue_peek_data()
353 if (!qinst->is_tx) in ti_msgmgr_last_tx_done()
523 qinst->is_tx = (readl(qinst->queue_ctrl) & in ti_msgmgr_queue_startup()
528 if (!msg_count && qinst->is_tx) { in ti_msgmgr_queue_startup()
535 if (!qinst->is_tx) { in ti_msgmgr_queue_startup()
559 if (!qinst->is_tx) { in ti_msgmgr_queue_shutdown()
682 qinst->is_tx = qd->is_tx; in ti_msgmgr_queue_setup()
[all …]
/openbmc/linux/drivers/staging/most/dim2/
H A Dhal.h70 u8 dim_init_control(struct dim_channel *ch, u8 is_tx, u16 ch_address,
73 u8 dim_init_async(struct dim_channel *ch, u8 is_tx, u16 ch_address,
76 u8 dim_init_isoc(struct dim_channel *ch, u8 is_tx, u16 ch_address,
79 u8 dim_init_sync(struct dim_channel *ch, u8 is_tx, u16 ch_address,
H A Dhal.c349 static void dim2_configure_channel(u8 ch_addr, u8 type, u8 is_tx, u16 dbr_address, in dim2_configure_channel() argument
353 dim2_configure_cat(MLB_CAT, ch_addr, type, is_tx ? 1 : 0); in dim2_configure_channel()
356 dim2_configure_cat(AHB_CAT, ch_addr, type, is_tx ? 0 : 1); in dim2_configure_channel()
751 static u8 init_ctrl_async(struct dim_channel *ch, u8 type, u8 is_tx, in init_ctrl_async() argument
768 dim2_configure_channel(ch->addr, type, is_tx, in init_ctrl_async()
808 u8 dim_init_control(struct dim_channel *ch, u8 is_tx, u16 ch_address, in dim_init_control() argument
811 return init_ctrl_async(ch, CAT_CT_VAL_CONTROL, is_tx, ch_address, in dim_init_control()
815 u8 dim_init_async(struct dim_channel *ch, u8 is_tx, u16 ch_address, in dim_init_async() argument
818 u8 ret = init_ctrl_async(ch, CAT_CT_VAL_ASYNC, is_tx, ch_address, in dim_init_async()
821 if (is_tx && !g.atx_dbr.ch_addr) { in dim_init_async()
[all …]
H A Ddim2.c449 bool const is_tx = ccfg->direction == MOST_CH_TX; in configure_channel() local
481 hal_ret = dim_init_control(&hdm_ch->ch, is_tx, ch_addr, in configure_channel()
482 is_tx ? new_size * 2 : new_size); in configure_channel()
495 hal_ret = dim_init_async(&hdm_ch->ch, is_tx, ch_addr, in configure_channel()
496 is_tx ? new_size * 2 : new_size); in configure_channel()
510 hal_ret = dim_init_isoc(&hdm_ch->ch, is_tx, ch_addr, sub_size); in configure_channel()
524 hal_ret = dim_init_sync(&hdm_ch->ch, is_tx, ch_addr, sub_size); in configure_channel()
535 hdm_ch->name, hal_ret, ccfg->data_type, (int)is_tx); in configure_channel()
/openbmc/linux/include/linux/mlx5/
H A Dmacsec.h12 bool is_tx; member
25 struct mlx5_macsec_fs *macsec_fs, bool is_tx);
29 struct list_head *rx_rules_list, bool is_tx);
/openbmc/linux/drivers/net/ethernet/mellanox/mlx4/
H A Den_resources.c41 int is_tx, int rss, int qpn, int cqn, in mlx4_en_fill_qp_context() argument
51 if (!is_tx && !rss) in mlx4_en_fill_qp_context()
53 if (is_tx) { in mlx4_en_fill_qp_context()
87 if (!is_tx && !rss && in mlx4_en_fill_qp_context()
/openbmc/linux/sound/soc/apple/
H A Dmca.c196 bool is_tx = substream->stream == SNDRV_PCM_STREAM_PLAYBACK; in mca_fe_early_trigger() local
197 int serdes_unit = is_tx ? CLUSTER_TX_OFF : CLUSTER_RX_OFF; in mca_fe_early_trigger()
199 serdes_unit + (is_tx ? REG_TX_SERDES_CONF : REG_RX_SERDES_CONF); in mca_fe_early_trigger()
233 bool is_tx = substream->stream == SNDRV_PCM_STREAM_PLAYBACK; in mca_fe_trigger() local
234 int serdes_unit = is_tx ? CLUSTER_TX_OFF : CLUSTER_RX_OFF; in mca_fe_trigger()
395 int slot_width, bool is_tx, int port) in mca_configure_serdes() argument
422 if (is_tx) { in mca_configure_serdes()
437 (is_tx ? REG_TX_SERDES_CONF : REG_RX_SERDES_CONF), in mca_configure_serdes()
440 if (is_tx) { in mca_configure_serdes()
573 bool is_tx = substream->stream == SNDRV_PCM_STREAM_PLAYBACK; in mca_fe_hw_params() local
[all …]
/openbmc/linux/drivers/thunderbolt/
H A Dnhi.c28 #define RING_TYPE(ring) ((ring)->is_tx ? "TX ring" : "RX ring")
56 if (!ring->is_tx) in ring_interrupt_index()
100 if (ring->is_tx) in ring_interrupt_active()
179 io += ring->is_tx ? REG_TX_RING_BASE : REG_RX_RING_BASE; in ring_desc_base()
187 io += ring->is_tx ? REG_TX_OPTIONS_BASE : REG_RX_OPTIONS_BASE; in ring_options_base()
251 if (ring->is_tx) { in ring_write_descriptors()
257 if (ring->is_tx) in ring_write_descriptors()
298 if (!ring->is_tx) { in ring_work()
365 if (!ring->is_tx) { in tb_ring_poll()
438 if (ring->is_tx) in ring_clear_msix()
[all …]
/openbmc/linux/drivers/media/v4l2-core/
H A Dv4l2-dev.c557 bool is_tx = vdev->vfl_dir != VFL_DIR_RX; in determine_valid_ioctls() local
610 (is_tx && ops->vidioc_enum_fmt_vid_out)) in determine_valid_ioctls()
615 (is_tx && (ops->vidioc_g_fmt_vid_out || in determine_valid_ioctls()
622 (is_tx && (ops->vidioc_s_fmt_vid_out || in determine_valid_ioctls()
629 (is_tx && (ops->vidioc_try_fmt_vid_out || in determine_valid_ioctls()
660 } else if (is_meta && is_tx) { in determine_valid_ioctls()
671 (is_tx && (ops->vidioc_g_fmt_vbi_out || in determine_valid_ioctls()
676 (is_tx && (ops->vidioc_s_fmt_vbi_out || in determine_valid_ioctls()
681 (is_tx && (ops->vidioc_try_fmt_vbi_out || in determine_valid_ioctls()
704 } else if (is_sdr && is_tx) { in determine_valid_ioctls()
[all …]
/openbmc/linux/drivers/dma/ti/
H A Dcppi41.c92 int is_tx; member
390 if (!c->is_tx) in cppi41_dma_alloc_chan_resources()
441 if (!c->is_tx) { in push_desc_queue()
666 if (!c->is_tx) { in cppi41_tear_down_chan()
680 if (!desc_phys && c->is_tx) in cppi41_tear_down_chan()
692 WARN_ON(!c->is_tx && !(pd0 & TD_DESC_IS_RX)); in cppi41_tear_down_chan()
798 cchan->is_tx = 1; in cppi41_add_chans()
801 cchan->is_tx = 0; in cppi41_add_chans()
961 if (cchan->is_tx && !num[INFO_IS_TX]) in cpp41_dma_filter_fn()
964 if (cchan->is_tx) in cpp41_dma_filter_fn()
[all …]
/openbmc/linux/drivers/usb/gadget/udc/
H A Dbcm63xx_udc.c215 bool is_tx; member
597 const int max_bd_bytes = !irq_coalesce && !iudma->is_tx ? in iudma_write()
640 if (!iudma->is_tx || iudma->n_bds_used == iudma->n_bds || in iudma_write()
708 if (!iudma->is_tx) in iudma_reset_channel()
719 if (iudma->is_tx && iudma->ep_num >= 0) in iudma_reset_channel()
767 iudma->is_tx = !!(ch_idx & 0x01); in iudma_init_channel()
1093 iudma->is_tx); in bcm63xx_ep_disable()
1182 rc = usb_gadget_map_request(&udc->gadget, req, bep->iudma->is_tx); in bcm63xx_udc_queue()
1218 usb_gadget_unmap_request(&udc->gadget, &breq->req, bep->iudma->is_tx); in bcm63xx_udc_dequeue()
1392 usb_gadget_map_request(&udc->gadget, req, iudma->is_tx); in bcm63xx_ep0_map_write()
[all …]
/openbmc/linux/drivers/net/wireless/realtek/rtlwifi/
H A Dbase.h77 bool rtl_action_proc(struct ieee80211_hw *hw, struct sk_buff *skb, u8 is_tx);
81 u8 rtl_is_special_data(struct ieee80211_hw *hw, struct sk_buff *skb, u8 is_tx,
/openbmc/linux/drivers/net/ethernet/mellanox/mlx5/core/en_accel/
H A Dmacsec.c240 bool is_tx, in mlx5e_macsec_create_object() argument
276 if (is_tx) { in mlx5e_macsec_create_object()
314 struct mlx5e_macsec_sa *sa, bool is_tx, in mlx5e_macsec_cleanup_sa_fs() argument
317 int action = (is_tx) ? MLX5_ACCEL_MACSEC_ACTION_ENCRYPT : in mlx5e_macsec_cleanup_sa_fs()
329 struct mlx5e_macsec_sa *sa, bool is_tx, in mlx5e_macsec_cleanup_sa() argument
332 mlx5e_macsec_cleanup_sa_fs(macsec, sa, is_tx, netdev, fs_id); in mlx5e_macsec_cleanup_sa()
338 bool is_tx, u32 *fs_id) in mlx5e_macsec_init_sa_fs() argument
346 if (is_tx && tx_sc->encoding_sa != sa->assoc_num) in mlx5e_macsec_init_sa_fs()
352 rule_attrs.action = (is_tx) ? MLX5_ACCEL_MACSEC_ACTION_ENCRYPT : in mlx5e_macsec_init_sa_fs()
366 bool encrypt, bool is_tx, u32 *fs_id) in mlx5e_macsec_init_sa() argument
[all …]
/openbmc/linux/include/linux/
H A Dthunderbolt.h544 bool is_tx:1; member
637 WARN_ON(ring->is_tx); in tb_ring_rx()
658 WARN_ON(!ring->is_tx); in tb_ring_tx()
/openbmc/linux/drivers/net/ethernet/mellanox/mlx5/core/lib/
H A Dmacsec_fs.c656 void *macdev, struct rhashtable *hash_table, bool is_tx) in macsec_fs_id_del() argument
658 const struct rhashtable_params *rhash = (is_tx) ? &rhash_sci : &rhash_fs_id; in macsec_fs_id_del()
671 fs_id_xa = (is_tx) ? &macsec_device->tx_id_xa : in macsec_fs_id_del()
701 bool is_tx) in macsec_fs_id_add() argument
703 const struct rhashtable_params *rhash = (is_tx) ? &rhash_sci : &rhash_fs_id; in macsec_fs_id_add()
709 if (!is_tx) { in macsec_fs_id_add()
743 fs_id_xa = (is_tx) ? &macsec_device->tx_id_xa : in macsec_fs_id_add()
2089 .is_tx = in mlx5_macsec_fs_add_rule()
2099 data.fs_id = (data.is_tx) ? tx_new_fs_id : *sa_fs_id; in mlx5_macsec_fs_add_rule()
2114 .is_tx = (action == MLX5_ACCEL_MACSEC_ACTION_ENCRYPT) in mlx5_macsec_fs_del_rule()
[all …]
/openbmc/linux/drivers/net/ieee802154/
H A Dmcr20a.c406 bool is_tx; member
474 lp->is_tx = 1; in mcr20a_xmit()
898 if (lp->is_tx) { in mcr20a_irq_clean_complete()
899 lp->is_tx = 0; in mcr20a_irq_clean_complete()
910 if (lp->is_tx) { in mcr20a_irq_clean_complete()
912 lp->is_tx = 0; in mcr20a_irq_clean_complete()
922 if (lp->is_tx) { in mcr20a_irq_clean_complete()
H A Dcc2520.c206 bool is_tx; /* Flag for sync b/w Tx and Rx */ member
512 WARN_ON(priv->is_tx); in cc2520_tx()
513 priv->is_tx = 1; in cc2520_tx()
530 priv->is_tx = 0; in cc2520_tx()
901 if (priv->is_tx) { in cc2520_sfd_isr()
902 priv->is_tx = 0; in cc2520_sfd_isr()
/openbmc/u-boot/drivers/usb/musb-new/
H A Dmusb_dma.h129 struct musb_hw_ep *, u8 is_tx);

123