Home
last modified time | relevance | path

Searched refs:interlock (Results 1 – 17 of 17) sorted by relevance

/openbmc/linux/drivers/gpu/drm/nouveau/dispnv50/
H A Dwimmc37b.c32 wimmc37b_update(struct nv50_wndw *wndw, u32 *interlock) in wimmc37b_update() argument
42 !!(interlock[NV50_DISP_INTERLOCK_WNDW] & wndw->interlock.data))); in wimmc37b_update()
85 wndw->interlock.wimm = wndw->interlock.data; in wimmc37b_init_()
H A Dwndw.h17 struct nv50_disp_interlock interlock; member
41 void nv50_wndw_flush_set(struct nv50_wndw *, u32 *interlock,
43 void nv50_wndw_flush_clr(struct nv50_wndw *, u32 *interlock, bool flush,
78 int (*update)(struct nv50_wndw *, u32 *interlock);
96 int (*update)(struct nv50_wndw *, u32 *interlock);
H A Dwndw.c127 nv50_wndw_flush_clr(struct nv50_wndw *wndw, u32 *interlock, bool flush, in nv50_wndw_flush_clr() argument
139 interlock[wndw->interlock.type] |= wndw->interlock.data; in nv50_wndw_flush_clr()
143 nv50_wndw_flush_set(struct nv50_wndw *wndw, u32 *interlock, in nv50_wndw_flush_set() argument
146 if (interlock[NV50_DISP_INTERLOCK_CORE]) { in nv50_wndw_flush_set()
169 interlock[wndw->interlock.type] |= wndw->interlock.data; in nv50_wndw_flush_set()
170 interlock[NV50_DISP_INTERLOCK_WIMM] |= wndw->interlock.wimm; in nv50_wndw_flush_set()
173 wndw->immd->update(wndw, interlock); in nv50_wndw_flush_set()
175 interlock[wndw->interlock.type] |= wndw->interlock.data; in nv50_wndw_flush_set()
714 wndw->interlock.type = interlock_type; in nv50_wndw_new_()
715 wndw->interlock.data = interlock_data; in nv50_wndw_new_()
H A Ddisp.c1966 core->func->update(core, interlock, true); in nv50_disp_atomic_commit_core()
1987 if (interlock[wndw->interlock.type] & wndw->interlock.data) { in nv50_disp_atomic_commit_wndw()
1989 wndw->func->update(wndw, interlock); in nv50_disp_atomic_commit_wndw()
2071 memset(interlock, 0x00, sizeof(interlock)); in nv50_disp_atomic_commit_tail()
2079 if (interlock[NV50_DISP_INTERLOCK_CORE]) { in nv50_disp_atomic_commit_tail()
2083 memset(interlock, 0x00, sizeof(interlock)); in nv50_disp_atomic_commit_tail()
2106 interlock[NV50_DISP_INTERLOCK_CORE] = 1; in nv50_disp_atomic_commit_tail()
2123 interlock[NV50_DISP_INTERLOCK_CORE] = 1; in nv50_disp_atomic_commit_tail()
2148 interlock[NV50_DISP_INTERLOCK_CORE] = 0; in nv50_disp_atomic_commit_tail()
2174 interlock[NV50_DISP_INTERLOCK_CORE] = 1; in nv50_disp_atomic_commit_tail()
[all …]
H A Dwndwc37e.c269 wndwc37e_update(struct nv50_wndw *wndw, u32 *interlock) in wndwc37e_update() argument
277 PUSH_MTHD(push, NVC37E, SET_INTERLOCK_FLAGS, interlock[NV50_DISP_INTERLOCK_CURS] << 1 | in wndwc37e_update()
278 interlock[NV50_DISP_INTERLOCK_CORE], in wndwc37e_update()
279 SET_WINDOW_INTERLOCK_FLAGS, interlock[NV50_DISP_INTERLOCK_WNDW]); in wndwc37e_update()
283 !!(interlock[NV50_DISP_INTERLOCK_WIMM] & wndw->interlock.data))); in wndwc37e_update()
H A Dcorec37d.c52 corec37d_update(struct nv50_core *core, u32 *interlock, bool ntfy) in corec37d_update() argument
67 PUSH_MTHD(push, NVC37D, SET_INTERLOCK_FLAGS, interlock[NV50_DISP_INTERLOCK_CURS], in corec37d_update()
68 SET_WINDOW_INTERLOCK_FLAGS, interlock[NV50_DISP_INTERLOCK_WNDW]); in corec37d_update()
H A Dcore507d.c34 core507d_update(struct nv50_core *core, u32 *interlock, bool ntfy) in core507d_update() argument
49 PUSH_MTHD(push, NV507D, UPDATE, interlock[NV50_DISP_INTERLOCK_BASE] | in core507d_update()
50 interlock[NV50_DISP_INTERLOCK_OVLY] | in core507d_update()
H A Dcursc37a.c28 cursc37a_update(struct nv50_wndw *wndw, u32 *interlock) in cursc37a_update() argument
H A Dcore.h23 int (*update)(struct nv50_core *, u32 *interlock, bool ntfy);
H A Dbase507c.c36 base507c_update(struct nv50_wndw *wndw, u32 *interlock) in base507c_update() argument
44 PUSH_MTHD(push, NV507C, UPDATE, interlock[NV50_DISP_INTERLOCK_CORE]); in base507c_update()
H A Dcurs507a.c47 curs507a_update(struct nv50_wndw *wndw, u32 *interlock) in curs507a_update() argument
H A Dcrc.c75 u32 interlock[NV50_DISP_INTERLOCK__SIZE] = { 0 }; in nv50_crc_program_ctx() local
78 core->func->update(core, interlock, false); in nv50_crc_program_ctx()
/openbmc/openbmc/meta-raspberrypi/recipes-graphics/userland/files/
H A D0013-Implement-triple-buffering-for-wayland.patch9 interlock to operate without pushing the frame period
/openbmc/linux/arch/arm/kernel/
H A Dentry-armv.S134 add r0, sp, #S_PC @ here for interlock avoidance
178 add r7, sp, #S_SP @ here for interlock avoidance
/openbmc/linux/arch/arm/mm/
H A Dproc-xsc3.S401 orrne r2, r2, #PTE_EXT_COHERENT @ interlock: mask in coherent bit
/openbmc/linux/drivers/infiniband/hw/hfi1/
H A Dtid_rdma.c3232 goto interlock; in hfi1_tid_rdma_wqe_interlock()
3246 goto interlock; in hfi1_tid_rdma_wqe_interlock()
3251 goto interlock; in hfi1_tid_rdma_wqe_interlock()
3262 interlock: in hfi1_tid_rdma_wqe_interlock()
/openbmc/qemu/target/s390x/
H A Dcpu_features_def.h.inc138 DEF_FEAT(SIE_SIIF, "siif", SCLP_CPU, 11, "SIE: Shared IPTE-interlock facility")