Searched refs:im_clkrst (Results 1 – 10 of 10) sorted by relevance
/openbmc/u-boot/arch/powerpc/cpu/mpc8xx/ |
H A D | cpu_init.c | 54 clrsetbits_be32(&immr->im_clkrst.car_sccr, ~CONFIG_SYS_SCCR_MASK, in cpu_init_f() 70 reg = in_be32(&immr->im_clkrst.car_sccr); in cpu_init_f() 73 clrbits_be32(&immr->im_clkrst.car_sccr, SCCR_EBDF11); in cpu_init_f() 74 setbits_be32(&immr->im_clkrst.car_sccr, SCCR_EBDF01); in cpu_init_f() 90 out_be32(&immr->im_clkrst.car_plprcr, CONFIG_SYS_PLPRCR); in cpu_init_f() 92 clrsetbits_be32(&immr->im_clkrst.car_plprcr, ~PLPRCR_MFACT_MSK, in cpu_init_f()
|
H A D | cpu.c | 201 setbits_be32(&immap->im_clkrst.car_plprcr, PLPRCR_CSR); in do_reset() 242 if (in_be32(&immap->im_clkrst.car_sccr) & SCCR_TBS) in get_tbclk() 245 pll = in_be32(&immap->im_clkrst.car_plprcr); in get_tbclk() 265 if ((in_be32(&immap->im_clkrst.car_sccr) & SCCR_RTSEL) == 0 || in get_tbclk()
|
H A D | speed.c | 20 uint sccr = in_be32(&immap->im_clkrst.car_sccr); in get_clocks()
|
H A D | interrupts.c | 246 setbits_be32(&immr->im_clkrst.car_plprcr, 0); in timer_interrupt_cpu()
|
H A D | immap.c | 64 car8xx_t __iomem *car = &immap->im_clkrst; in do_carinfo()
|
/openbmc/linux/arch/powerpc/platforms/82xx/ |
H A D | pq2.c | 26 setbits32(&cpm2_immr->im_clkrst.car_rmr, RMR_CSRE); in pq2_restart() 30 in_8(&cpm2_immr->im_clkrst.res[0]); in pq2_restart()
|
/openbmc/linux/arch/powerpc/platforms/8xx/ |
H A D | m8xx_setup.c | 75 setbits32(&mpc8xx_immr->im_clkrst.car_sccr, 0x02000000); in mpc8xx_calibrate_decr() 165 setbits32(&mpc8xx_immr->im_clkrst.car_plprcr, 0x00000080); in mpc8xx_restart() 170 in_8(&mpc8xx_immr->im_clkrst.res[0]); in mpc8xx_restart()
|
/openbmc/u-boot/arch/powerpc/include/asm/ |
H A D | immap_8xx.h | 456 car8xx_t im_clkrst; /* Clocks and reset */ member
|
/openbmc/linux/arch/powerpc/include/asm/ |
H A D | 8xx_immap.h | 550 car8xx_t im_clkrst; /* Clocks and reset */ member
|
H A D | immap_cpm2.h | 587 car_cpm2_t im_clkrst; /* Clocks and reset */ member
|