Home
last modified time | relevance | path

Searched refs:hardwired (Results 1 – 25 of 38) sorted by relevance

12

/openbmc/linux/Documentation/hwmon/
H A Dadm1025.rst44 One specificity of this chip is that the pin 11 can be hardwired in two
49 register can be used to define how the chip is hardwired. Please note that
/openbmc/linux/Documentation/devicetree/bindings/sound/
H A Dadi,adau7002.yaml22 hardwired to always on.
H A Dadi,ssm2518.yaml29 it is assumed that the nSD pin is hardwired to always on.
H A Dserial-midi.yaml16 or other connector, or to a known hardwired MIDI controller. This device must be a
/openbmc/linux/Documentation/devicetree/bindings/leds/
H A Drichtek,rt8515.yaml59 is hardwired to the component using the RFS resistor to
71 is hardwired to the component using the RTS resistor to
H A Dcommon.yaml192 hardwired). In such cases this property should contain phandle(s) of
/openbmc/linux/Documentation/devicetree/bindings/interrupt-controller/
H A Dmstar,mst-intc.yaml36 lines that are hardwired to mstar interrupt controller.
/openbmc/linux/Documentation/devicetree/bindings/mailbox/
H A Damlogic,meson-gxbb-mhu.yaml16 MHU links are hardwired on a platform. A link raises interrupt for any
H A Darm,mhu.yaml15 are hardwired on a platform. A link raises interrupt for any received data.
/openbmc/linux/arch/arm/boot/dts/allwinner/
H A Dsunxi-d1s-t113-mangopi-mq-r.dtsi117 /* The USB-C socket has its CC pins pulled to GND, so is hardwired as a UFP. */
/openbmc/linux/Documentation/devicetree/bindings/gpio/
H A Dgpio-max3191x.txt32 is hardwired and consequently "maxim,modesel-gpios"
/openbmc/linux/drivers/mmc/core/
H A DKconfig62 hardwired device numbering.
/openbmc/linux/arch/arm64/boot/dts/rockchip/
H A Drk3566-soquartz-model-a.dts171 * the soquartz SoM has SDMMC_PWR (CM1 pin 75) hardwired to vcc3v3_sys,
H A Drk3368-lion.dtsi275 /* The RK3368-uQ7 "Lion" has most IO voltages hardwired to 3.3V. */
/openbmc/linux/Documentation/devicetree/bindings/iio/adc/
H A Dadi,ad7606.yaml94 oversampling gpios to high. Otherwise, it is assumed that the pins are hardwired
/openbmc/linux/Documentation/arch/parisc/
H A Dregisters.rst119 The addil instruction is hardwired to place its result in r1,
/openbmc/u-boot/arch/arm/dts/
H A Ddra76-evm.dts313 * is always hardwired.
H A Ddra7-evm.dts335 * is always hardwired.
/openbmc/linux/Documentation/devicetree/bindings/bus/
H A Dqcom,ebi2.txt43 together, or if some chip selects are hardwired to be FAST and others are SLOW
/openbmc/linux/arch/arm/boot/dts/arm/
H A Darm-realview-eb.dtsi47 /* The voltage to the MMC card is hardwired at 3.3V */
H A Darm-realview-pbx.dtsi48 /* The voltage to the MMC card is hardwired at 3.3V */
/openbmc/linux/arch/arm/boot/dts/ti/omap/
H A Ddra76-evm.dts414 * is always hardwired.
H A Ddra7-evm.dts386 * is always hardwired.
/openbmc/linux/Documentation/driver-api/usb/
H A Dpower-management.rst705 one of four values 'hotplug', 'hardwired', 'not used',
714 ``hardwired`` refers to a port that is not visible but
717 switch or a port with a hardwired USB camera. It is
789 done for 'hardwired' ports provided poweroff is coordinated with any
/openbmc/qemu/docs/system/i386/
H A Dsgx.rst41 is hardwired to support only 8 EPC sections.

12