| /openbmc/qemu/target/riscv/ |
| H A D | fpu_helper.c | 149 return float64_muladd(frs1, frs2, frs3, 0, &env->fp_status); in helper_fmadd_d()
167 return float64_muladd(frs1, frs2, frs3, float_muladd_negate_c, in helper_fmsub_d()
186 return float64_muladd(frs1, frs2, frs3, float_muladd_negate_product, in helper_fnmsub_d()
206 return float64_muladd(frs1, frs2, frs3, float_muladd_negate_c | in helper_fnmadd_d()
|
| /openbmc/qemu/target/xtensa/ |
| H A D | fpu_helper.c | 218 return float64_muladd(b, c, a, 0, &env->fp_status); in HELPER()
230 return float64_muladd(b, c, a, float_muladd_negate_product, in HELPER()
|
| /openbmc/qemu/target/hppa/ |
| H A D | fpu_helper.c | 487 float64 ret = float64_muladd(a, b, c, 0, &env->fp_status); in HELPER()
494 float64 ret = float64_muladd(a, b, c, float_muladd_negate_product, in HELPER()
|
| /openbmc/qemu/target/s390x/tcg/ |
| H A D | fpu_helper.c | 791 float64 ret = float64_muladd(f3, f2, f1, 0, &env->fpu_status); in HELPER()
810 float64 ret = float64_muladd(f3, f2, f1, float_muladd_negate_c, in HELPER()
|
| H A D | vec_fpu_helper.c | 650 const float64 ret = float64_muladd(a, b, c, flags, &env->fpu_status); in vfma64()
|
| /openbmc/qemu/tests/fp/ |
| H A D | fp-bench.c | 370 res.f64 = float64_muladd(a, b, c, 0, &soft_status); in bench()
|
| H A D | wrap.c.inc | 574 WRAP_MULADD(qemu_f64_mulAdd, float64_muladd, float64)
|
| /openbmc/qemu/target/loongarch/tcg/ |
| H A D | fpu_helper.c | 403 fd = float64_muladd(fj, fk, fa, flag, &env->fp_status); in helper_fmuladd_d()
|
| H A D | vec_helper.c | 2457 DO_4OP_F(vfmadd_d, 64, UD, float64_muladd, 0)
2459 DO_4OP_F(vfmsub_d, 64, UD, float64_muladd, float_muladd_negate_c)
2461 DO_4OP_F(vfnmadd_d, 64, UD, float64_muladd, float_muladd_negate_result)
2464 DO_4OP_F(vfnmsub_d, 64, UD, float64_muladd,
|
| /openbmc/qemu/target/arm/tcg/ |
| H A D | vec_helper.c | 1173 d[i] = float64_muladd(e2, e1, a[i], negf_real, fpst); in HELPER()
1174 d[i + 1] = float64_muladd(e4, e3, a[i + 1], negf_imag, fpst); in HELPER()
1631 return float64_muladd(op1, op2, dest, 0, stat); in float64_muladd_f()
1655 return float64_muladd(float64_chs(op1), op2, dest, 0, stat); in float64_mulsub_f()
1679 return float64_muladd(op1, op2, dest, float_muladd_negate_product, stat); in float64_ah_mulsub_f()
|
| H A D | vfp_helper.c | 1131 return float64_muladd(a, b, c, 0, fpst); in VFP_HELPER()
|
| H A D | sve_helper.c | 5331 r = float64_muladd(e1, e2, e3, flags, status); in do_fmla_zpzzz_d()
5581 d[i] = float64_muladd(n[i], mm, coeff[xx], flags, s); in HELPER()
5845 d = float64_muladd(e2, e1, d, negf_real, status); in HELPER()
5850 d = float64_muladd(e4, e3, d, negf_imag, status); in HELPER()
|
| H A D | sme_helper.c | 1115 *a = float64_muladd(n, zm[col], *a, negf, fpst); in do_fmopa_d()
|
| /openbmc/qemu/target/mips/tcg/ |
| H A D | fpu_helper.c | 1731 fdret = float64_muladd(fs, ft, fd, 0, in helper_float_maddf_d()
1755 fdret = float64_muladd(fs, ft, fd, float_muladd_negate_product, in helper_float_msubf_d()
|
| /openbmc/qemu/include/fpu/ |
| H A D | softfloat.h | 800 float64 float64_muladd(float64, float64, float64, int, float_status *status);
|
| /openbmc/qemu/target/i386/ |
| H A D | ops_sse.h | 2530 SSE_HELPER_FMAS(helper_fma4sd, ZMM_D, float64_muladd) in SSE_HELPER_FMAS()
2535 SSE_HELPER_FMAP(helper_fma4pd, ZMM_D, 1 << SHIFT, float64_muladd) in SSE_HELPER_FMAS()
|
| /openbmc/qemu/fpu/ |
| H A D | softfloat.c | 2373 float64_muladd(float64 xa, float64 xb, float64 xc, int flags, float_status *s) in float64_muladd() function
|