/openbmc/linux/drivers/regulator/ |
H A D | s2mpa01.c | 93 unsigned int ramp_enable = 1, enable_shift = 0; in s2mpa01_set_ramp_delay() local 98 enable_shift = S2MPA01_BUCK1_RAMP_EN_SHIFT; in s2mpa01_set_ramp_delay() 112 enable_shift = S2MPA01_BUCK2_RAMP_EN_SHIFT; in s2mpa01_set_ramp_delay() 127 enable_shift = S2MPA01_BUCK3_RAMP_EN_SHIFT; in s2mpa01_set_ramp_delay() 138 enable_shift = S2MPA01_BUCK4_RAMP_EN_SHIFT; in s2mpa01_set_ramp_delay() 189 1 << enable_shift, 1 << enable_shift); in s2mpa01_set_ramp_delay() 203 1 << enable_shift, 0); in s2mpa01_set_ramp_delay()
|
H A D | aat2870-regulator.c | 24 u8 enable_shift; member 139 ri->enable_shift = id - AAT2870_ID_LDOA; in aat2870_get_regulator() 140 ri->enable_mask = 0x1 << ri->enable_shift; in aat2870_get_regulator()
|
H A D | s2mps11.c | 114 unsigned int ramp_enable = 1, enable_shift = 0; in s2mps11_set_ramp_delay() local 128 enable_shift = S2MPS11_BUCK2_RAMP_EN_SHIFT; in s2mps11_set_ramp_delay() 139 enable_shift = S2MPS11_BUCK3_RAMP_EN_SHIFT; in s2mps11_set_ramp_delay() 154 enable_shift = S2MPS11_BUCK4_RAMP_EN_SHIFT; in s2mps11_set_ramp_delay() 173 enable_shift = S2MPS11_BUCK6_RAMP_EN_SHIFT; in s2mps11_set_ramp_delay() 211 1 << enable_shift, 1 << enable_shift); in s2mps11_set_ramp_delay() 225 1 << enable_shift, 0); in s2mps11_set_ramp_delay()
|
/openbmc/linux/sound/soc/mediatek/mt2701/ |
H A D | mt2701-afe-pcm.c | 989 .enable_shift = 1, 1007 .enable_shift = 2, 1025 .enable_shift = 3, 1043 .enable_shift = 4, 1061 .enable_shift = 5, 1079 .enable_shift = 7, 1097 .enable_shift = 10, 1115 .enable_shift = 11, 1133 .enable_shift = 12, 1151 .enable_shift = 13, [all …]
|
/openbmc/linux/arch/arm/mach-omap2/ |
H A D | display.c | 75 u32 enable_mask, enable_shift; in omap4_dsi_mux_pads() local 82 enable_shift = OMAP4_DSI1_LANEENABLE_SHIFT; in omap4_dsi_mux_pads() 87 enable_shift = OMAP4_DSI2_LANEENABLE_SHIFT; in omap4_dsi_mux_pads() 103 reg |= (lanes << enable_shift) & enable_mask; in omap4_dsi_mux_pads()
|
/openbmc/linux/sound/soc/mediatek/mt8192/ |
H A D | mt8192-afe-pcm.c | 860 .enable_shift = DL1_ON_SFT, 910 .enable_shift = DL2_ON_SFT, 935 .enable_shift = DL3_ON_SFT, 960 .enable_shift = DL4_ON_SFT, 985 .enable_shift = DL5_ON_SFT, 1010 .enable_shift = DL6_ON_SFT, 1035 .enable_shift = DL7_ON_SFT, 1060 .enable_shift = DL8_ON_SFT, 1085 .enable_shift = DL9_ON_SFT, 1111 .enable_shift = DAI_ON_SFT, [all …]
|
/openbmc/linux/sound/soc/mediatek/mt6797/ |
H A D | mt6797-afe-pcm.c | 400 .enable_shift = DL1_ON_SFT, 417 .enable_shift = DL2_ON_SFT, 434 .enable_shift = DL3_ON_SFT, 451 .enable_shift = VUL_ON_SFT, 468 .enable_shift = AWB_ON_SFT, 485 .enable_shift = VUL_DATA2_ON_SFT, 502 .enable_shift = DAI_ON_SFT, 519 .enable_shift = MOD_DAI_ON_SFT,
|
/openbmc/linux/sound/soc/mediatek/mt8183/ |
H A D | mt8183-afe-pcm.c | 439 .enable_shift = DL1_ON_SFT, 460 .enable_shift = DL2_ON_SFT, 481 .enable_shift = DL3_ON_SFT, 502 .enable_shift = VUL2_ON_SFT, 523 .enable_shift = AWB_ON_SFT, 544 .enable_shift = AWB2_ON_SFT, 565 .enable_shift = VUL12_ON_SFT, 586 .enable_shift = MOD_DAI_ON_SFT, 607 .enable_shift = -1,
|
/openbmc/linux/sound/soc/mediatek/mt8186/ |
H A D | mt8186-afe-pcm.c | 1542 .enable_shift = DL1_ON_SFT, 1576 .enable_shift = DL12_ON_SFT, 1607 .enable_shift = DL2_ON_SFT, 1638 .enable_shift = DL3_ON_SFT, 1669 .enable_shift = DL4_ON_SFT, 1700 .enable_shift = DL5_ON_SFT, 1731 .enable_shift = DL6_ON_SFT, 1762 .enable_shift = DL7_ON_SFT, 1793 .enable_shift = DL8_ON_SFT, 1852 .enable_shift = VUL2_ON_SFT, [all …]
|
/openbmc/linux/drivers/mmc/host/ |
H A D | dw_mmc-k3.c | 222 u32 enable_shift = 0; in dw_mci_hs_set_timing() local 245 enable_shift = 1; in dw_mci_hs_set_timing() 257 mci_writel(host, ENABLE_SHIFT, enable_shift); in dw_mci_hs_set_timing()
|
/openbmc/linux/sound/soc/mediatek/mt8195/ |
H A D | mt8195-afe-pcm.c | 1817 .enable_shift = 18, 1844 .enable_shift = 19, 1871 .enable_shift = 22, 2006 .enable_shift = 1, 2033 .enable_shift = 2, 2060 .enable_shift = 3, 2087 .enable_shift = 4, 2114 .enable_shift = 5, 2141 .enable_shift = 6, 2168 .enable_shift = 8, [all …]
|
/openbmc/linux/sound/soc/mediatek/mt8188/ |
H A D | mt8188-afe-pcm.c | 1918 .enable_shift = 18, 1945 .enable_shift = 19, 1972 .enable_shift = 22, 2107 .enable_shift = 1, 2134 .enable_shift = 2, 2161 .enable_shift = 3, 2188 .enable_shift = 4, 2215 .enable_shift = 5, 2242 .enable_shift = 6, 2269 .enable_shift = 8, [all …]
|
/openbmc/linux/sound/soc/mediatek/common/ |
H A D | mtk-afe-fe-dai.c | 377 if (memif->data->enable_shift < 0) { in mtk_memif_set_enable() 383 1, 1, memif->data->enable_shift); in mtk_memif_set_enable() 391 if (memif->data->enable_shift < 0) { in mtk_memif_set_disable() 397 1, 0, memif->data->enable_shift); in mtk_memif_set_disable()
|
H A D | mtk-base-afe.h | 54 int enable_shift; member
|
/openbmc/linux/sound/soc/mediatek/mt8173/ |
H A D | mt8173-afe-pcm.c | 714 .enable_shift = 1, 730 .enable_shift = 2, 746 .enable_shift = 3, 762 .enable_shift = 4, 778 .enable_shift = 6, 794 .enable_shift = 7,
|
/openbmc/linux/drivers/clk/bcm/ |
H A D | clk-iproc.h | 175 unsigned int enable_shift; member
|
H A D | clk-nsp.c | 26 #define ENABLE_VAL(o, es, hs, bs) { .offset = o, .enable_shift = es, \
|
H A D | clk-ns2.c | 28 #define ENABLE_VAL(o, es, hs, bs) { .offset = o, .enable_shift = es, \
|
H A D | clk-cygnus.c | 36 #define ENABLE_VAL(o, es, hs, bs) { .offset = o, .enable_shift = es, \
|
H A D | clk-sr.c | 30 #define ENABLE_VAL(o, es, hs, bs) { .offset = o, .enable_shift = es, \
|
/openbmc/linux/drivers/gpu/drm/radeon/ |
H A D | kv_dpm.h | 67 u32 enable_shift; member
|
/openbmc/u-boot/drivers/video/ |
H A D | ipu_common.c | 164 reg |= MXC_CCM_CCGR_CG_MASK << clk->enable_shift; in clk_ipu_enable() 186 reg &= ~(MXC_CCM_CCGR_CG_MASK << clk->enable_shift); in clk_ipu_disable() 211 .enable_shift = MXC_CCM_CCGR5_IPU_OFFSET, 215 .enable_shift = MXC_CCM_CCGR3_IPU1_IPU_DI0_OFFSET,
|
H A D | ipu.h | 34 u8 enable_shift; member
|
/openbmc/linux/drivers/gpu/drm/amd/pm/legacy-dpm/ |
H A D | kv_dpm.h | 93 u32 enable_shift; member
|
/openbmc/linux/sound/soc/mediatek/mt7986/ |
H A D | mt7986-afe-pcm.c | 213 .enable_shift = DL0_ON_SFT, 238 .enable_shift = VUL0_ON_SFT,
|