Home
last modified time | relevance | path

Searched refs:emi_clk_sel (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/arch/arm/mach-imx/mx6/
H A Dclock.c453 u32 emi_clk_sel, emi_slow_podf, cscmr1, root_freq = 0; in get_emi_slow_clk() local
456 emi_clk_sel = cscmr1 & MXC_CCM_CSCMR1_ACLK_EMI_SLOW_MASK; in get_emi_slow_clk()
457 emi_clk_sel >>= MXC_CCM_CSCMR1_ACLK_EMI_SLOW_OFFSET; in get_emi_slow_clk()
461 switch (emi_clk_sel) { in get_emi_slow_clk()
/openbmc/u-boot/arch/arm/mach-imx/mx5/
H A Dclock.c437 u32 emi_clk_sel = cbcdr & MXC_CCM_CBCDR_EMI_CLK_SEL; in get_emi_slow_clk() local
440 if (emi_clk_sel) in get_emi_slow_clk()