Home
last modified time | relevance | path

Searched refs:dram_timing3 (Results 1 – 3 of 3) sorted by relevance

/openbmc/u-boot/arch/arm/mach-socfpga/include/mach/
H A Dsdram_gen5.h28 u32 dram_timing3; member
87 u32 dram_timing3; member
/openbmc/u-boot/drivers/ddr/altera/
H A Dsdram_gen5.c340 writel(cfg->dram_timing3, &sdr_ctrl->dram_timing3); in sdr_load_regs()
/openbmc/u-boot/arch/arm/mach-socfpga/
H A Dwrap_sdram_config.c57 .dram_timing3 =