Searched refs:dpcd_data (Results 1 – 3 of 3) sorted by relevance
/openbmc/linux/drivers/gpu/drm/amd/display/dc/link/protocols/ |
H A D | link_dp_capability.c | 279 static void dp_wa_power_up_0010FA(struct dc_link *link, uint8_t *dpcd_data, in dp_wa_power_up_0010FA() argument 288 dpcd_data, length); in dp_wa_power_up_0010FA() 289 link->dpcd_caps.dpcd_rev.raw = dpcd_data[ in dp_wa_power_up_0010FA() 1235 uint8_t dpcd_data[16]; in dp_overwrite_extended_receiver_cap() local 1248 dpcd_data, in dp_overwrite_extended_receiver_cap() 1249 sizeof(dpcd_data)); in dp_overwrite_extended_receiver_cap() 1255 dpcd_data[DP_DPCD_REV - DP_DPCD_REV]; in dp_overwrite_extended_receiver_cap() 1257 if (dpcd_data[DP_MAX_LANE_COUNT - DP_DPCD_REV] == 0) in dp_overwrite_extended_receiver_cap() 1260 ds_port.byte = dpcd_data[DP_DOWNSTREAMPORT_PRESENT - in dp_overwrite_extended_receiver_cap() 1265 down_strm_port_count.raw = dpcd_data[DP_DOWN_STREAM_PORT_COUNT - in dp_overwrite_extended_receiver_cap() [all …]
|
/openbmc/u-boot/drivers/video/tegra124/ |
H A D | dp.c | 659 u8 dpcd_data; in tegra_dc_dp_init_max_link_cfg() local 662 ret = tegra_dc_dp_dpcd_read(dp, DP_MAX_LANE_COUNT, &dpcd_data); in tegra_dc_dp_init_max_link_cfg() 665 link_cfg->max_lane_count = dpcd_data & DP_MAX_LANE_COUNT_MASK; in tegra_dc_dp_init_max_link_cfg() 666 link_cfg->tps3_supported = (dpcd_data & in tegra_dc_dp_init_max_link_cfg() 670 (dpcd_data & DP_MAX_LANE_COUNT_ENHANCED_FRAMING_YES) ? in tegra_dc_dp_init_max_link_cfg() 673 ret = tegra_dc_dp_dpcd_read(dp, DP_MAX_DOWNSPREAD, &dpcd_data); in tegra_dc_dp_init_max_link_cfg() 676 link_cfg->downspread = (dpcd_data & DP_MAX_DOWNSPREAD_VAL_0_5_PCT) ? in tegra_dc_dp_init_max_link_cfg() 696 ret = tegra_dc_dp_dpcd_read(dp, DP_EDP_CONFIGURATION_CAP, &dpcd_data); in tegra_dc_dp_init_max_link_cfg() 701 (dpcd_data & DP_EDP_CONFIGURATION_CAP_ASC_RESET_YES) ? in tegra_dc_dp_init_max_link_cfg() 704 (dpcd_data & DP_EDP_CONFIGURATION_CAP_FRAMING_CHANGE_YES) ? in tegra_dc_dp_init_max_link_cfg() [all …]
|
/openbmc/linux/drivers/gpu/drm/amd/display/amdgpu_dm/ |
H A D | amdgpu_dm.c | 10522 u8 dpcd_data; in is_dp_capable_without_timing_msa() local 10530 &dpcd_data, in is_dp_capable_without_timing_msa() 10531 sizeof(dpcd_data))) { in is_dp_capable_without_timing_msa() 10532 capable = (dpcd_data & DP_MSA_TIMING_PAR_IGNORED) ? true:false; in is_dp_capable_without_timing_msa()
|