Home
last modified time | relevance | path

Searched refs:dmar_writeq (Results 1 – 7 of 7) sorted by relevance

/openbmc/linux/drivers/iommu/intel/
H A Dsvm.c106 dmar_writeq(iommu->reg + DMAR_PQH_REG, 0ULL); in intel_svm_enable_prq()
107 dmar_writeq(iommu->reg + DMAR_PQT_REG, 0ULL); in intel_svm_enable_prq()
108 dmar_writeq(iommu->reg + DMAR_PQA_REG, virt_to_phys(iommu->prq) | PRQ_ORDER); in intel_svm_enable_prq()
129 dmar_writeq(iommu->reg + DMAR_PQH_REG, 0ULL); in intel_svm_finish_prq()
130 dmar_writeq(iommu->reg + DMAR_PQT_REG, 0ULL); in intel_svm_finish_prq()
131 dmar_writeq(iommu->reg + DMAR_PQA_REG, 0ULL); in intel_svm_finish_prq()
724 dmar_writeq(iommu->reg + DMAR_PQH_REG, tail); in prq_event_thread()
H A Dpasid.c37 dmar_writeq(iommu->reg + DMAR_VCMD_REG, VCMD_CMD_ALLOC); in vcmd_alloc_pasid()
67 dmar_writeq(iommu->reg + DMAR_VCMD_REG, in vcmd_free_pasid()
H A Dperfmon.c433 dmar_writeq(iommu_config_base(iommu_pmu, idx), hwc->config); in iommu_pmu_assign_event()
532 dmar_writeq(iommu_pmu->overflow, status); in iommu_pmu_counter_overflow()
H A Diommu.c1229 dmar_writeq(iommu->reg + DMAR_RTADDR_REG, addr); in iommu_set_root_entry()
1297 dmar_writeq(iommu->reg + DMAR_CCMD_REG, val); in __iommu_flush_context()
1339 dmar_writeq(iommu->reg + tlb_offset, val_iva); in __iommu_flush_iotlb()
1340 dmar_writeq(iommu->reg + tlb_offset + 8, val); in __iommu_flush_iotlb()
5112 dmar_writeq(iommu->reg + DMAR_ECEO_REG, ob); in ecmd_submit_sync()
5113 dmar_writeq(iommu->reg + DMAR_ECMD_REG, ecmd | (oa << DMA_ECMD_OA_SHIFT)); in ecmd_submit_sync()
H A Diommu.h150 #define dmar_writeq(a,v) writeq(v,a) macro
H A Dirq_remapping.c473 dmar_writeq(iommu->reg + DMAR_IRTA_REG, in iommu_set_irq_remapping()
H A Ddmar.c1721 dmar_writeq(iommu->reg + DMAR_IQA_REG, val); in __dmar_enable_qi()