Home
last modified time | relevance | path

Searched refs:dev_read_u32_default (Results 1 – 25 of 95) sorted by relevance

1234

/openbmc/u-boot/drivers/ram/
H A Dmpc83xx_sdram.c409 ddr_type = dev_read_u32_default(dev, "ddr_type", 0); in mpc83xx_sdram_probe()
416 mvref_sel = dev_read_u32_default(dev, "mvref_sel", 0); in mpc83xx_sdram_probe()
423 m_odr = dev_read_u32_default(dev, "m_odr", 0); in mpc83xx_sdram_probe()
664 dev_read_u32_default(dev, "activate_to_activate", 0); in mpc83xx_sdram_probe()
798 ecc = dev_read_u32_default(dev, "ecc", 0); in mpc83xx_sdram_probe()
864 timing_2t = dev_read_u32_default(dev, "timing_2t", 0); in mpc83xx_sdram_probe()
947 dll_reset = dev_read_u32_default(dev, "dll_reset", 0); in mpc83xx_sdram_probe()
996 sdmode = dev_read_u32_default(dev, "sdmode", 0); in mpc83xx_sdram_probe()
1003 esdmode = dev_read_u32_default(dev, "esdmode", 0); in mpc83xx_sdram_probe()
1014 esdmode2 = dev_read_u32_default(dev, "esdmode2", 0); in mpc83xx_sdram_probe()
[all …]
/openbmc/u-boot/drivers/gpio/
H A Dxilinx_gpio.c272 platdata->bank_max[0] = dev_read_u32_default(dev, in xilinx_gpio_ofdata_to_platdata()
274 platdata->bank_input[0] = dev_read_u32_default(dev, in xilinx_gpio_ofdata_to_platdata()
276 platdata->bank_output[0] = dev_read_u32_default(dev, in xilinx_gpio_ofdata_to_platdata()
278 platdata->dout_default[0] = dev_read_u32_default(dev, in xilinx_gpio_ofdata_to_platdata()
282 is_dual = dev_read_u32_default(dev, "xlnx,is-dual", 0); in xilinx_gpio_ofdata_to_platdata()
284 platdata->bank_max[1] = dev_read_u32_default(dev, in xilinx_gpio_ofdata_to_platdata()
286 platdata->bank_input[1] = dev_read_u32_default(dev, in xilinx_gpio_ofdata_to_platdata()
288 platdata->bank_output[1] = dev_read_u32_default(dev, in xilinx_gpio_ofdata_to_platdata()
290 platdata->dout_default[1] = dev_read_u32_default(dev, in xilinx_gpio_ofdata_to_platdata()
H A Dhsdk-creg-gpio.c85 gpio_count = dev_read_u32_default(dev, "gpio-count", 1); in hsdk_creg_gpio_probe()
86 shift = dev_read_u32_default(dev, "gpio-first-shift", 0); in hsdk_creg_gpio_probe()
87 bit_per_gpio = dev_read_u32_default(dev, "gpio-bit-per-line", 1); in hsdk_creg_gpio_probe()
88 activate = dev_read_u32_default(dev, "gpio-activate-val", 1); in hsdk_creg_gpio_probe()
89 deactivate = dev_read_u32_default(dev, "gpio-deactivate-val", 0); in hsdk_creg_gpio_probe()
H A Dmscc_sgpio.c210 priv->ports = dev_read_u32_default(dev, "mscc,sgpio-ports", 0xFFFFFFFF); in mscc_sgpio_probe()
211 priv->clock = dev_read_u32_default(dev, "mscc,sgpio-frequency", in mscc_sgpio_probe()
219 uc_priv->gpio_count = dev_read_u32_default(dev, "ngpios", in mscc_sgpio_probe()
/openbmc/u-boot/drivers/mmc/
H A Daspeed_sdhci.c86 f_max = dev_read_u32_default(dev, "max-frequency", clock); in aspeed_sdhci_probe()
88 host->bus_width = dev_read_u32_default(dev, "bus-width", 4); in aspeed_sdhci_probe()
99 host->mmc->drv_type = dev_read_u32_default(dev, "sdhci-drive-type", 0); in aspeed_sdhci_probe()
H A Drockchip_dw_mmc.c59 host->buswidth = dev_read_u32_default(dev, "bus-width", 4); in rockchip_dwmmc_ofdata_to_platdata()
69 priv->fifo_depth = dev_read_u32_default(dev, "fifo-depth", 0); in rockchip_dwmmc_ofdata_to_platdata()
80 int val = dev_read_u32_default(dev, "max-frequency", -EINVAL); in rockchip_dwmmc_ofdata_to_platdata()
H A Dk3_arsan_sdhci.c81 host->bus_width = dev_read_u32_default(dev, "bus-width", 4); in k3_arasan_sdhci_ofdata_to_platdata()
82 plat->f_max = dev_read_u32_default(dev, "max-frequency", 0); in k3_arasan_sdhci_ofdata_to_platdata()
H A Drockchip_sdhci.c50 max_frequency = dev_read_u32_default(dev, "max-frequency", 0); in arasan_sdhci_probe()
90 host->bus_width = dev_read_u32_default(dev, "bus-width", 4); in arasan_sdhci_ofdata_to_platdata()
H A Dzynq_sdhci.c303 priv->deviceid = dev_read_u32_default(dev, "xlnx,device_id", -1); in arasan_sdhci_ofdata_to_platdata()
304 priv->bank = dev_read_u32_default(dev, "xlnx,mio_bank", -1); in arasan_sdhci_ofdata_to_platdata()
307 plat->f_max = dev_read_u32_default(dev, "max-frequency", in arasan_sdhci_ofdata_to_platdata()
H A Daspeed_sdhci_ic.c62 timing_phase = dev_read_u32_default(dev, "timing-phase", 0); in aspeed_sdhci_irq_probe()
/openbmc/u-boot/drivers/sysreset/
H A Dsysreset_syscon.c57 priv->offset = dev_read_u32_default(dev, "offset", 0); in syscon_reboot_probe()
58 priv->mask = dev_read_u32_default(dev, "mask", 0); in syscon_reboot_probe()
/openbmc/u-boot/drivers/clk/
H A Dclk_fixed_factor.c53 ff->div = dev_read_u32_default(dev, "clock-div", 1); in clk_fixed_factor_ofdata_to_platdata()
54 ff->mult = dev_read_u32_default(dev, "clock-mult", 1); in clk_fixed_factor_ofdata_to_platdata()
H A Dclk_fixed_rate.c32 dev_read_u32_default(dev, "clock-frequency", 0); in clk_fixed_rate_ofdata_to_platdata()
/openbmc/u-boot/drivers/ram/stm32mp1/
H A Dstm32mp1_ram.c88 config.info.speed = dev_read_u32_default(dev, "st,mem-speed", 0); in stm32mp1_ddr_setup()
89 config.info.size = dev_read_u32_default(dev, "st,mem-size", 0); in stm32mp1_ddr_setup()
164 priv->info.size = dev_read_u32_default(dev, "st,mem-size", 0); in stm32mp1_ddr_probe()
/openbmc/u-boot/drivers/power/regulator/
H A Dregulator-uclass.c369 uc_pdata->min_uV = dev_read_u32_default(dev, "regulator-min-microvolt", in regulator_pre_probe()
371 uc_pdata->max_uV = dev_read_u32_default(dev, "regulator-max-microvolt", in regulator_pre_probe()
373 uc_pdata->min_uA = dev_read_u32_default(dev, "regulator-min-microamp", in regulator_pre_probe()
375 uc_pdata->max_uA = dev_read_u32_default(dev, "regulator-max-microamp", in regulator_pre_probe()
379 uc_pdata->ramp_delay = dev_read_u32_default(dev, "regulator-ramp-delay", in regulator_pre_probe()
H A Dfixed.c52 dev_pdata->startup_delay_us = dev_read_u32_default(dev, in fixed_regulator_ofdata_to_platdata()
55 dev_read_u32_default(dev, "u-boot,off-on-delay-us", 0); in fixed_regulator_ofdata_to_platdata()
/openbmc/u-boot/drivers/spi/
H A Dspi-uclass.c158 spi->max_hz = dev_read_u32_default(bus, "spi-max-frequency", 0); in spi_post_probe()
414 plat->cs = dev_read_u32_default(dev, "reg", -1); in spi_slave_ofdata_to_platdata()
415 plat->max_hz = dev_read_u32_default(dev, "spi-max-frequency", in spi_slave_ofdata_to_platdata()
429 value = dev_read_u32_default(dev, "spi-tx-bus-width", 1); in spi_slave_ofdata_to_platdata()
444 value = dev_read_u32_default(dev, "spi-rx-bus-width", 1); in spi_slave_ofdata_to_platdata()
H A Drk_spi.c194 dev_read_u32_default(bus, "spi-max-frequency", 50000000); in rockchip_spi_ofdata_to_platdata()
196 dev_read_u32_default(bus, "spi-deactivate-delay", 0); in rockchip_spi_ofdata_to_platdata()
198 dev_read_u32_default(bus, "spi-activate-delay", 0); in rockchip_spi_ofdata_to_platdata()
/openbmc/u-boot/drivers/serial/
H A Dserial_omap.c114 plat->reg_offset = dev_read_u32_default(dev, "reg-offset", 0); in omap_serial_ofdata_to_platdata()
128 plat->clock = dev_read_u32_default(dev, "clock-frequency", in omap_serial_ofdata_to_platdata()
H A Dns16550.c482 plat->reg_offset = dev_read_u32_default(dev, "reg-offset", 0); in ns16550_serial_ofdata_to_platdata()
483 plat->reg_shift = dev_read_u32_default(dev, "reg-shift", 0); in ns16550_serial_ofdata_to_platdata()
484 plat->reg_width = dev_read_u32_default(dev, "reg-io-width", 1); in ns16550_serial_ofdata_to_platdata()
497 plat->clock = dev_read_u32_default(dev, "clock-frequency", in ns16550_serial_ofdata_to_platdata()
/openbmc/u-boot/drivers/led/
H A Dled_bcm6358.c128 clk_div = dev_read_u32_default(dev, "brcm,clk-div", in bcm6358_led_probe()
157 pin = dev_read_u32_default(dev, "reg", LEDS_MAX); in bcm6358_led_probe()
/openbmc/u-boot/drivers/remoteproc/
H A Dk3_rproc.c198 rproc->proc_id = dev_read_u32_default(dev, "ti,sci-proc-id", in k3_rproc_of_to_priv()
200 rproc->host_id = dev_read_u32_default(dev, "ti,sci-host-id", in k3_rproc_of_to_priv()
/openbmc/u-boot/drivers/net/
H A Dgmac_rockchip.c63 pdata->tx_delay = dev_read_u32_default(dev, "tx_delay", -ENOENT); in gmac_rockchip_ofdata_to_platdata()
64 pdata->rx_delay = dev_read_u32_default(dev, "rx_delay", -ENOENT); in gmac_rockchip_ofdata_to_platdata()
68 pdata->tx_delay = dev_read_u32_default(dev, "tx-delay", 0x30); in gmac_rockchip_ofdata_to_platdata()
70 pdata->rx_delay = dev_read_u32_default(dev, "rx-delay", 0x10); in gmac_rockchip_ofdata_to_platdata()
/openbmc/u-boot/drivers/input/
H A Dcros_ec_keyb.c167 config->key_rows = dev_read_u32_default(dev, "keypad,num-rows", 0); in cros_ec_keyb_decode_fdt()
168 config->key_cols = dev_read_u32_default(dev, "keypad,num-columns", 0); in cros_ec_keyb_decode_fdt()
/openbmc/u-boot/drivers/bootcount/
H A Drtc.c67 priv->offset = dev_read_u32_default(dev, "offset", 0); in bootcount_rtc_probe()

1234