Home
last modified time | relevance | path

Searched refs:ddr83xx_t (Results 1 – 5 of 5) sorted by relevance

/openbmc/u-boot/post/cpu/mpc83xx/
H A Decc.c23 static inline void ecc_clear(ddr83xx_t *ddr) in ecc_clear()
50 ddr83xx_t *ddr = &((immap_t *)CONFIG_SYS_IMMR)->ddr; in ecc_post_test()
/openbmc/u-boot/arch/powerpc/include/asm/
H A Dimmap_83xx.h332 } ddr83xx_t; typedef
648 ddr83xx_t ddr; /* DDR Memory Controller Memory */
696 ddr83xx_t ddr; /* DDR Memory Controller Memory */
731 ddr83xx_t ddr; /* DDR Memory Controller Memory */
776 ddr83xx_t ddr; /* DDR Memory Controller Memory */
826 ddr83xx_t ddr; /* DDR Memory Controller Memory */
839 ddr83xx_t ddr_secondary; /* Secondary DDR Memory Controller Memory Map */
865 ddr83xx_t ddr; /* DDR Memory Controller Memory */
899 ddr83xx_t ddr; /* DDR Memory Controller Memory */
/openbmc/u-boot/arch/powerpc/cpu/mpc83xx/
H A Decc.c20 ddr83xx_t *ddr = &immap->ddr; in ecc_print_status()
104 ddr83xx_t *ddr = &immap->ddr; in do_ecc()
H A Dspd_sdram.c28 volatile ddr83xx_t *ddr = &immap->ddr; in board_add_ram_info()
127 volatile ddr83xx_t *ddr = &immap->ddr; in spd_sdram()
881 volatile ddr83xx_t *ddr= &immap->ddr; in ddr_enable_ecc()
/openbmc/u-boot/board/freescale/mpc8349itx/
H A Dmpc8349itx.c125 volatile ddr83xx_t *ddr = &im->ddr; in dram_init()