Home
last modified time | relevance | path

Searched refs:cur_min_clks_state (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dce112/
H A Ddce112_clk_mgr.c97 clk_mgr_dce->cur_min_clks_state = DM_PP_CLOCKS_STATE_NOMINAL; in dce112_set_clock()
151 clk_mgr->cur_min_clks_state = DM_PP_CLOCKS_STATE_NOMINAL; in dce112_set_dispclk()
205 if ((level_change_req.power_level < clk_mgr_dce->cur_min_clks_state && safe_to_lower) in dce112_update_clocks()
206 || level_change_req.power_level > clk_mgr_dce->cur_min_clks_state) { in dce112_update_clocks()
208 clk_mgr_dce->cur_min_clks_state = level_change_req.power_level; in dce112_update_clocks()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dce60/
H A Ddce60_clk_mgr.c134 if ((level_change_req.power_level < clk_mgr_dce->cur_min_clks_state && safe_to_lower) in dce60_update_clocks()
135 || level_change_req.power_level > clk_mgr_dce->cur_min_clks_state) { in dce60_update_clocks()
137 clk_mgr_dce->cur_min_clks_state = level_change_req.power_level; in dce60_update_clocks()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_clk_mgr.c280 clk_mgr_dce->cur_min_clks_state = DM_PP_CLOCKS_STATE_NOMINAL; in dce_set_clock()
314 clk_mgr_dce->cur_min_clks_state = DM_PP_CLOCKS_STATE_NOMINAL; in dce112_set_clock()
686 if ((level_change_req.power_level < clk_mgr_dce->cur_min_clks_state && safe_to_lower) in dce_update_clocks()
687 || level_change_req.power_level > clk_mgr_dce->cur_min_clks_state) { in dce_update_clocks()
689 clk_mgr_dce->cur_min_clks_state = level_change_req.power_level; in dce_update_clocks()
713 if ((level_change_req.power_level < clk_mgr_dce->cur_min_clks_state && safe_to_lower) in dce11_update_clocks()
714 || level_change_req.power_level > clk_mgr_dce->cur_min_clks_state) { in dce11_update_clocks()
716 clk_mgr_dce->cur_min_clks_state = level_change_req.power_level; in dce11_update_clocks()
741 || level_change_req.power_level > clk_mgr_dce->cur_min_clks_state) { in dce112_update_clocks()
743 clk_mgr_dce->cur_min_clks_state = level_change_req.power_level; in dce112_update_clocks()
[all …]
/openbmc/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dce100/
H A Ddce_clk_mgr.c263 clk_mgr_dce->cur_min_clks_state = DM_PP_CLOCKS_STATE_NOMINAL; in dce_set_clock()
411 if ((level_change_req.power_level < clk_mgr_dce->cur_min_clks_state && safe_to_lower) in dce_update_clocks()
412 || level_change_req.power_level > clk_mgr_dce->cur_min_clks_state) { in dce_update_clocks()
414 clk_mgr_dce->cur_min_clks_state = level_change_req.power_level; in dce_update_clocks()
463 clk_mgr->cur_min_clks_state = DM_PP_CLOCKS_STATE_INVALID; in dce_clk_mgr_construct()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dce110/
H A Ddce110_clk_mgr.c263 if ((level_change_req.power_level < clk_mgr_dce->cur_min_clks_state && safe_to_lower) in dce11_update_clocks()
264 || level_change_req.power_level > clk_mgr_dce->cur_min_clks_state) { in dce11_update_clocks()
266 clk_mgr_dce->cur_min_clks_state = level_change_req.power_level; in dce11_update_clocks()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/inc/hw/
H A Dclk_mgr_internal.h335 enum dm_pp_clocks_state cur_min_clks_state; member