Home
last modified time | relevance | path

Searched refs:ctrl_ddrch (Results 1 – 3 of 3) sorted by relevance

/openbmc/u-boot/arch/arm/mach-omap2/omap5/
H A Dhwinit.c59 writel(ioregs->ctrl_ddrch, (*ctrl)->control_ddrch1_0); in io_settings_lpddr2()
60 writel(ioregs->ctrl_ddrch, (*ctrl)->control_ddrch1_1); in io_settings_lpddr2()
61 writel(ioregs->ctrl_ddrch, (*ctrl)->control_ddrch2_0); in io_settings_lpddr2()
62 writel(ioregs->ctrl_ddrch, (*ctrl)->control_ddrch2_1); in io_settings_lpddr2()
78 writel(ioregs->ctrl_ddrch, (*ctrl)->control_ddrch1_0); in io_settings_ddr3()
79 writel(ioregs->ctrl_ddrch, (*ctrl)->control_ddrch1_1); in io_settings_ddr3()
82 writel(ioregs->ctrl_ddrch, (*ctrl)->control_ddrch2_0); in io_settings_ddr3()
83 writel(ioregs->ctrl_ddrch, (*ctrl)->control_ddrch2_1); in io_settings_ddr3()
H A Dhw_data.c661 .ctrl_ddrch = DDR_IO_I_34OHM_SR_FASTEST_WD_DQ_NO_PULL_DQS_PULL_DOWN,
669 .ctrl_ddrch = DDR_IO_I_40OHM_SR_FAST_WD_DQ_NO_PULL_DQS_NO_PULL,
680 .ctrl_ddrch = DDR_IO_I_40OHM_SR_FAST_WD_DQ_NO_PULL_DQS_NO_PULL_ES2,
691 .ctrl_ddrch = 0x40404040,
703 .ctrl_ddrch = 0x40404040,
715 .ctrl_ddrch = 0x40404040,
/openbmc/u-boot/arch/arm/include/asm/arch-omap5/
H A Domap.h245 u32 ctrl_ddrch; member