Home
last modified time | relevance | path

Searched refs:cs_bitmask (Results 1 – 6 of 6) sorted by relevance

/openbmc/u-boot/drivers/ddr/marvell/a38x/
H A Dmv_ddr_topology.c86 iface_params->as_bus_params[i].cs_bitmask = val; in mv_ddr_topology_map_update()
213 VALIDATE_ACTIVE(iface_params->as_bus_params[sphy].cs_bitmask, cs); in mv_ddr_cs_num_get()
H A Dddr3_training.c483 as_bus_params[bus_cnt].cs_bitmask; in hws_ddr3_tip_init_controller()
685 cs_bitmask; in ddr3_tip_rev2_rank_control()
694 cs_bitmask & 0x1) != 0) { in ddr3_tip_rev2_rank_control()
701 cs_bitmask & 0x2) != 0) { in ddr3_tip_rev2_rank_control()
708 cs_bitmask & 0x4) != 0) { in ddr3_tip_rev2_rank_control()
715 cs_bitmask & 0x8) != 0) { in ddr3_tip_rev2_rank_control()
739 as_bus_params[0].cs_bitmask != in ddr3_tip_rev3_rank_control()
752 as_bus_params[0].cs_bitmask; in ddr3_tip_rev3_rank_control()
1775 cs_bitmask = in ddr3_tip_write_cs_result()
1777 as_bus_params[bus_num].cs_bitmask; in ddr3_tip_write_cs_result()
[all …]
H A Dddr_topology_def.h19 u8 cs_bitmask; member
H A Dddr3_training_leveling.c787 as_bus_params[bus_cnt].cs_bitmask; in ddr3_tip_calc_cs_mask()
789 as_bus_params[bus_cnt].cs_bitmask; in ddr3_tip_calc_cs_mask()
793 as_bus_params[bus_cnt].cs_bitmask; in ddr3_tip_calc_cs_mask()
H A Dmv_ddr_plat.c1160 cs_ena = tm->interface_params[0].as_bus_params[0].cs_bitmask; in ddr3_save_and_set_training_windows()
H A Dddr3_debug.c1317 as_bus_params[uj].cs_bitmask); in print_topology()