Home
last modified time | relevance | path

Searched refs:crc_clk_sys_rate (Results 1 – 4 of 4) sorted by relevance

/openbmc/u-boot/arch/arm/mach-tegra/tegra30/
H A Dcpu.c101 writel(val, &clkrst->crc_clk_sys_rate); in t30_init_clocks()
/openbmc/u-boot/arch/arm/mach-tegra/tegra114/
H A Dcpu.c126 writel(val, &clkrst->crc_clk_sys_rate); in t114_init_clocks()
/openbmc/u-boot/arch/arm/mach-tegra/tegra124/
H A Dcpu.c180 writel(val, &clkrst->crc_clk_sys_rate); in tegra124_init_clocks()
/openbmc/u-boot/arch/arm/include/asm/arch-tegra/
H A Dclk_rst.h63 uint crc_clk_sys_rate; /* _CLK_SYSTEM_RATE_0, 0x30 */ member