Home
last modified time | relevance | path

Searched refs:cpuobj (Results 1 – 18 of 18) sorted by relevance

/openbmc/qemu/hw/cpu/
H A Da15mpcore.c59 Object *cpuobj; in a15mp_priv_realize() local
74 cpuobj = OBJECT(qemu_get_cpu(0)); in a15mp_priv_realize()
75 has_el3 = object_property_find(cpuobj, "has_el3") && in a15mp_priv_realize()
76 object_property_get_bool(cpuobj, "has_el3", &error_abort); in a15mp_priv_realize()
79 has_el2 = object_property_find(cpuobj, "has_el2") && in a15mp_priv_realize()
80 object_property_get_bool(cpuobj, "has_el2", &error_abort); in a15mp_priv_realize()
H A Da9mpcore.c57 Object *cpuobj; in a9mp_priv_realize() local
65 cpuobj = OBJECT(cpu0); in a9mp_priv_realize()
66 if (strcmp(object_get_typename(cpuobj), ARM_CPU_TYPE_NAME("cortex-a9"))) { in a9mp_priv_realize()
89 has_el3 = object_property_find(cpuobj, "has_el3") && in a9mp_priv_realize()
90 object_property_get_bool(cpuobj, "has_el3", &error_abort); in a9mp_priv_realize()
/openbmc/qemu/hw/arm/
H A Dhighbank.c206 Object *cpuobj; in calxeda_init() local
209 cpuobj = object_new(machine->cpu_type); in calxeda_init()
210 cpu = ARM_CPU(cpuobj); in calxeda_init()
212 object_property_add_child(OBJECT(machine), "cpu[*]", cpuobj); in calxeda_init()
213 object_property_set_int(cpuobj, "psci-conduit", QEMU_PSCI_CONDUIT_SMC, in calxeda_init()
216 if (object_property_find(cpuobj, "reset-cbar")) { in calxeda_init()
217 object_property_set_int(cpuobj, "reset-cbar", MPCORE_PERIPHBASE, in calxeda_init()
220 qdev_realize(DEVICE(cpuobj), NULL, &error_fatal); in calxeda_init()
H A Drealview.c121 Object *cpuobj = object_new(machine->cpu_type); in realview_init() local
127 if (object_property_find(cpuobj, "has_el3")) { in realview_init()
128 object_property_set_bool(cpuobj, "has_el3", false, &error_fatal); in realview_init()
132 object_property_set_int(cpuobj, "reset-cbar", periphbase, in realview_init()
136 qdev_realize(DEVICE(cpuobj), NULL, &error_fatal); in realview_init()
138 cpu_irq[n] = qdev_get_gpio_in(DEVICE(cpuobj), ARM_CPU_IRQ); in realview_init()
H A Dversatilepb.c189 Object *cpuobj; in versatile_init() local
211 cpuobj = object_new(machine->cpu_type); in versatile_init()
217 if (object_property_find(cpuobj, "has_el3")) { in versatile_init()
218 object_property_set_bool(cpuobj, "has_el3", false, &error_fatal); in versatile_init()
221 qdev_realize(DEVICE(cpuobj), NULL, &error_fatal); in versatile_init()
223 cpu = ARM_CPU(cpuobj); in versatile_init()
H A Dsbsa-ref.c767 Object *cpuobj; in sbsa_ref_init() local
774 cpuobj = object_new(possible_cpus->cpus[n].type); in sbsa_ref_init()
775 object_property_set_int(cpuobj, "mp-affinity", in sbsa_ref_init()
778 cs = CPU(cpuobj); in sbsa_ref_init()
781 numa_cpu_pre_plug(&possible_cpus->cpus[cs->cpu_index], DEVICE(cpuobj), in sbsa_ref_init()
784 if (object_property_find(cpuobj, "reset-cbar")) { in sbsa_ref_init()
785 object_property_set_int(cpuobj, "reset-cbar", in sbsa_ref_init()
790 object_property_set_int(cpuobj, "cntfrq", SBSA_GTIMER_HZ, &error_abort); in sbsa_ref_init()
792 object_property_set_link(cpuobj, "memory", OBJECT(sysmem), in sbsa_ref_init()
795 object_property_set_link(cpuobj, "secure-memory", in sbsa_ref_init()
[all …]
H A Dexynos4210.c560 Object *cpuobj = object_new(ARM_CPU_TYPE_NAME("cortex-a9")); in exynos4210_realize() local
562 object_property_add_child(OBJECT(s), "cpu[*]", cpuobj); in exynos4210_realize()
566 if (object_property_find(cpuobj, "has_el3")) { in exynos4210_realize()
567 object_property_set_bool(cpuobj, "has_el3", false, &error_fatal); in exynos4210_realize()
570 s->cpu[n] = ARM_CPU(cpuobj); in exynos4210_realize()
571 object_property_set_int(cpuobj, "mp-affinity", in exynos4210_realize()
573 object_property_set_int(cpuobj, "reset-cbar", in exynos4210_realize()
576 qdev_realize(DEVICE(cpuobj), NULL, &error_fatal); in exynos4210_realize()
H A Dvexpress.c222 Object *cpuobj = object_new(cpu_type); in init_cpus() local
225 object_property_set_bool(cpuobj, "has_el3", false, NULL); in init_cpus()
228 if (object_property_find(cpuobj, "has_el2")) { in init_cpus()
229 object_property_set_bool(cpuobj, "has_el2", false, NULL); in init_cpus()
233 if (object_property_find(cpuobj, "reset-cbar")) { in init_cpus()
234 object_property_set_int(cpuobj, "reset-cbar", periphbase, in init_cpus()
237 qdev_realize(DEVICE(cpuobj), NULL, &error_fatal); in init_cpus()
H A Dxilinx_zynq.c221 Object *cpuobj = object_new(machine->cpu_type); in zynq_init() local
223 object_property_set_int(cpuobj, "midr", ZYNQ_BOARD_MIDR, in zynq_init()
225 object_property_set_int(cpuobj, "reset-cbar", MPCORE_PERIPHBASE, in zynq_init()
228 qdev_realize(DEVICE(cpuobj), NULL, &error_fatal); in zynq_init()
230 zynq_machine->cpu[n] = ARM_CPU(cpuobj); in zynq_init()
H A Dintegratorcp.c589 Object *cpuobj; in integratorcp_init() local
598 cpuobj = object_new(machine->cpu_type); in integratorcp_init()
604 if (object_property_find(cpuobj, "has_el3")) { in integratorcp_init()
605 object_property_set_bool(cpuobj, "has_el3", false, &error_fatal); in integratorcp_init()
608 qdev_realize(DEVICE(cpuobj), NULL, &error_fatal); in integratorcp_init()
610 cpu = ARM_CPU(cpuobj); in integratorcp_init()
H A Dvirt.c2180 Object *cpuobj; in machvirt_init() local
2189 cpuobj = object_new(possible_cpus->cpus[0].type); in machvirt_init()
2190 armcpu = ARM_CPU(cpuobj); in machvirt_init()
2194 object_unref(cpuobj); in machvirt_init()
2294 Object *cpuobj; in machvirt_init() local
2301 cpuobj = object_new(possible_cpus->cpus[n].type); in machvirt_init()
2302 object_property_set_int(cpuobj, "mp-affinity", in machvirt_init()
2305 cs = CPU(cpuobj); in machvirt_init()
2308 numa_cpu_pre_plug(&possible_cpus->cpus[cs->cpu_index], DEVICE(cpuobj), in machvirt_init()
2311 aarch64 &= object_property_get_bool(cpuobj, "aarch64", NULL); in machvirt_init()
[all …]
H A Darmsse.c990 Object *cpuobj = OBJECT(&s->armv7m[i]); in armsse_realize() local
1026 object_property_set_bool(cpuobj, "start-powered-off", true, in armsse_realize()
1030 if (!object_property_set_bool(cpuobj, "vfp", false, errp)) { in armsse_realize()
1035 if (!object_property_set_bool(cpuobj, "dsp", false, errp)) { in armsse_realize()
1039 if (!object_property_set_uint(cpuobj, "mpu-ns-regions", in armsse_realize()
1043 if (!object_property_set_uint(cpuobj, "mpu-s-regions", in armsse_realize()
1055 object_property_set_link(cpuobj, "memory", in armsse_realize()
1057 object_property_set_link(cpuobj, "idau", OBJECT(s), &error_abort); in armsse_realize()
1058 if (!sysbus_realize(SYS_BUS_DEVICE(cpuobj), errp)) { in armsse_realize()
H A Dboot.c1292 Object *cpuobj = OBJECT(cs); in arm_load_kernel() local
1294 object_property_set_int(cpuobj, "psci-conduit", info->psci_conduit, in arm_load_kernel()
1298 object_property_set_bool(cpuobj, "start-powered-off", true, in arm_load_kernel()
/openbmc/qemu/target/arm/
H A Dkvm-stub.c103 void kvm_arm_enable_mte(Object *cpuobj, Error **errp) in kvm_arm_enable_mte() argument
H A Dkvm_arm.h262 void kvm_arm_enable_mte(Object *cpuobj, Error **errp);
H A Dkvm.c2426 void kvm_arm_enable_mte(Object *cpuobj, Error **errp) in kvm_arm_enable_mte() argument
2431 ARMCPU *cpu = ARM_CPU(cpuobj); in kvm_arm_enable_mte()
/openbmc/qemu/hw/misc/
H A Diotkit-sysctl.c96 Object *cpuobj = OBJECT(arm_get_cpu_by_id(cpuid)); in set_init_vtor() local
98 if (cpuobj) { in set_init_vtor()
99 if (object_property_find(cpuobj, "init-svtor")) { in set_init_vtor()
100 object_property_set_uint(cpuobj, "init-svtor", vtor, &error_abort); in set_init_vtor()
/openbmc/qemu/hw/loongarch/
H A Dvirt.c693 Object *cpuobj; in virt_init() local
711 cpuobj = object_new(machine->cpu_type); in virt_init()
712 if (cpuobj == NULL) { in virt_init()
717 qdev_realize_and_unref(DEVICE(cpuobj), NULL, &error_fatal); in virt_init()