Searched refs:cpld_base (Results 1 – 5 of 5) sorted by relevance
| /openbmc/linux/arch/powerpc/platforms/85xx/ |
| H A D | t1042rdb_diu.c | 38 void __iomem *cpld_base; in t1042rdb_set_monitor_port() local
40 cpld_base = of_iomap(cpld_node, 0); in t1042rdb_set_monitor_port()
41 if (!cpld_base) { in t1042rdb_set_monitor_port()
51 clrbits8(cpld_base + CPLD_DIUCSR, CPLD_DIUCSR_DVIEN); in t1042rdb_set_monitor_port()
59 setbits8(cpld_base + CPLD_DIUCSR, 0x01 << 8); in t1042rdb_set_monitor_port()
60 setbits8(cpld_base + CPLD_DIUCSR, 0x01 << 4); in t1042rdb_set_monitor_port()
61 setbits8(cpld_base + CPLD_DIUCSR, CPLD_DIUCSR_BACKLIGHT); in t1042rdb_set_monitor_port()
67 iounmap(cpld_base); in t1042rdb_set_monitor_port()
|
| H A D | ksi8560.c | 45 static void __iomem *cpld_base = NULL; variable
49 if (cpld_base) in machine_restart()
50 out_8(cpld_base + KSI8560_CPLD_RCR1, KSI8560_CPLD_RCR1_CPUHR); in machine_restart()
133 cpld_base = of_iomap(cpld, 0); in ksi8560_setup_arch()
158 if (cpld_base) { in ksi8560_show_cpuinfo()
160 in_8(cpld_base + KSI8560_CPLD_HVR)); in ksi8560_show_cpuinfo()
162 in_8(cpld_base + KSI8560_CPLD_PVR)); in ksi8560_show_cpuinfo()
|
| /openbmc/linux/drivers/staging/fieldbus/anybuss/ |
| H A D | arcx-anybus.c | 43 void __iomem *cpld_base; member
61 writeb(cd->control_reg, cd->cpld_base + CPLD_CONTROL); in do_reset()
206 return !(readb(cd->cpld_base + CPLD_STATUS1) & CPLD_STATUS1_CAN_POWER); in can_power_is_enabled()
244 cd->cpld_base = devm_platform_ioremap_resource(pdev, 0); in controller_probe()
245 if (IS_ERR(cd->cpld_base)) { in controller_probe()
248 err = PTR_ERR(cd->cpld_base); in controller_probe()
253 status1 = readb(cd->cpld_base + CPLD_STATUS1); in controller_probe()
254 cd->design_no = (readb(cd->cpld_base + CPLD_DESIGN_HI) << 8) | in controller_probe()
255 readb(cd->cpld_base + CPLD_DESIGN_LO); in controller_probe()
262 cap = readb(cd->cpld_base + CPLD_CAP); in controller_probe()
|
| /openbmc/u-boot/board/freescale/t104xrdb/ |
| H A D | ddr.c | 112 void __iomem *cpld_base = (void *)CONFIG_SYS_CPLD_BASE; in board_mem_sleep_setup() local
115 clrbits_8(cpld_base + 0x17, 0x40); in board_mem_sleep_setup()
|
| /openbmc/u-boot/board/freescale/t102xrdb/ |
| H A D | ddr.c | 221 void __iomem *cpld_base = (void *)CONFIG_SYS_CPLD_BASE; in board_mem_sleep_setup() local
224 clrbits_8(cpld_base + 0x17, 0x40); in board_mem_sleep_setup()
|