Home
last modified time | relevance | path

Searched refs:coreClock (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/video/fbdev/kyro/
H A DSTG4000InitDevice.c118 u32 coreClock, in ProgramClock() argument
130 coreClock *= 100; /* in Hz */ in ProgramClock()
136 ulMinClock = coreClock - (coreClock >> 8); in ProgramClock()
137 ulMaxClock = coreClock + (coreClock >> 8); in ProgramClock()
140 ulScaleClockReq = coreClock >> STG4K3_PLL_SCALER; in ProgramClock()
179 ((coreClock > STG4K3_PLL_MAXR_VCO) in ProgramClock()
H A DSTG4000Interface.h37 extern u32 ProgramClock(u32 refClock, u32 coreClock, u32 *FOut, u32 *ROut, u32 *POut);
/openbmc/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dhardwaremanager.c402 pclock_info->min_eng_clk = performance_level.coreClock; in phm_get_clock_info()
412 pclock_info->max_eng_clk = performance_level.coreClock; in phm_get_clock_info()
H A Dsmu10_hwmgr.c1123 level->coreClock = data->gfx_min_freq_limit; in smu10_get_performance_level()
1127 level->coreClock = data->gfx_max_freq_limit; in smu10_get_performance_level()
H A Dsmu8_hwmgr.c1623 level->coreClock = ps->levels[level_index].engineClock; in smu8_get_performance_level()
1628 level->coreClock = ps->levels[i].engineClock; in smu8_get_performance_level()
H A Dvega10_hwmgr.c5693 level->coreClock = vega10_ps->performance_levels[i].gfx_clock; in vega10_get_performance_level()
H A Dsmu7_hwmgr.c5718 level->coreClock = ps->performance_levels[i].engine_clock; in smu7_get_performance_level()
/openbmc/linux/drivers/gpu/drm/amd/pm/powerplay/inc/
H A Dhardwaremanager.h271 uint32_t coreClock; member