Home
last modified time | relevance | path

Searched refs:cntr9clk (Results 1 – 5 of 5) sorted by relevance

/openbmc/u-boot/arch/arm/dts/
H A Dsocfpga_arria10_socdk_sdmmc_handoff.dtsi88 cntr9clk-cnt = <900>; /* Field: cntr9clk.cnt */
89 cntr9clk-src = <0>; /* Field: cntr9clk.src */
118 cntr9clk-cnt = <900>; /* Field: cntr9clk.cnt */
/openbmc/u-boot/arch/arm/mach-socfpga/
H A Dclock_manager_s10.c127 writel(0xff, &clock_manager_base->main_pll.cntr9clk); in cm_basic_init()
135 writel(0xff, &clock_manager_base->per_pll.cntr9clk); in cm_basic_init()
146 writel(cfg->main_pll_cntr9clk, &clock_manager_base->main_pll.cntr9clk); in cm_basic_init()
154 writel(cfg->per_pll_cntr9clk, &clock_manager_base->per_pll.cntr9clk); in cm_basic_init()
H A Dclock_manager_arria10.c768 &clock_manager_base->main_pll.cntr9clk); in cm_full_cfg()
801 writel(per_cfg->cntr9clk_cnt, &clock_manager_base->per_pll.cntr9clk); in cm_full_cfg()
/openbmc/u-boot/arch/arm/mach-socfpga/include/mach/
H A Dclock_manager_s10.h88 u32 cntr9clk; member
114 u32 cntr9clk; member
H A Dclock_manager_arria10.h29 u32 cntr9clk; member
55 u32 cntr9clk; member