Home
last modified time | relevance | path

Searched refs:cntr3clk (Results 1 – 5 of 5) sorted by relevance

/openbmc/u-boot/arch/arm/dts/
H A Dsocfpga_arria10_socdk_sdmmc_handoff.dtsi81 cntr3clk-cnt = <900>; /* Field: cntr3clk.cnt */
107 cntr3clk-cnt = <900>; /* Field: cntr3clk.cnt */
108 cntr3clk-src = <1>; /* Field: cntr3clk.src */
/openbmc/u-boot/arch/arm/mach-socfpga/
H A Dclock_manager_s10.c121 writel(0xff, &clock_manager_base->main_pll.cntr3clk); in cm_basic_init()
129 writel(0xff, &clock_manager_base->per_pll.cntr3clk); in cm_basic_init()
140 writel(cfg->main_pll_cntr3clk, &clock_manager_base->main_pll.cntr3clk); in cm_basic_init()
148 writel(cfg->per_pll_cntr3clk, &clock_manager_base->per_pll.cntr3clk); in cm_basic_init()
H A Dclock_manager_arria10.c752 writel(main_cfg->cntr3clk_cnt, &clock_manager_base->main_pll.cntr3clk); in cm_full_cfg()
781 &clock_manager_base->per_pll.cntr3clk); in cm_full_cfg()
/openbmc/u-boot/arch/arm/mach-socfpga/include/mach/
H A Dclock_manager_s10.h82 u32 cntr3clk; member
108 u32 cntr3clk; member
H A Dclock_manager_arria10.h23 u32 cntr3clk; member
49 u32 cntr3clk; member