Home
last modified time | relevance | path

Searched refs:clocking (Results 1 – 25 of 106) sorted by relevance

12345

/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dxlnx,clocking-wizard.yaml4 $id: http://devicetree.org/schemas/clock/xlnx,clocking-wizard.yaml#
7 title: Xilinx clocking wizard
13 The clocking wizard is a soft ip clocking block of Xilinx versal. It
20 - xlnx,clocking-wizard
21 - xlnx,clocking-wizard-v5.2
22 - xlnx,clocking-wizard-v6.0
69 compatible = "xlnx,clocking-wizard";
H A Dmediatek,mt8186-fhctl.yaml7 title: MediaTek frequency hopping and spread spectrum clocking control
15 Spread spectrum clocking (SSC) is another function provided by this hardware.
35 description: The percentage of spread spectrum clocking for one PLL.
/openbmc/linux/drivers/ata/
H A Dpata_ns87415.c59 u16 clocking; in ns87415_set_mode() local
68 clocking = 17 - clamp_val(t.active, 2, 17); in ns87415_set_mode()
69 clocking |= (16 - clamp_val(t.recover, 1, 16)) << 4; in ns87415_set_mode()
71 clocking |= (clocking << 8); in ns87415_set_mode()
72 pci_write_config_word(dev, timing, clocking); in ns87415_set_mode()
/openbmc/linux/Documentation/devicetree/bindings/clock/ti/
H A Ddpll.txt45 "ssc-deltam" - DPLL supports spread spectrum clocking (SSC), contains
47 "ssc-modfreq" - DPLL supports spread spectrum clocking (SSC), contains
61 - ti,ssc-deltam : DPLL supports spread spectrum clocking, frequency
63 - ti,ssc-modfreq-hz : DPLL supports spread spectrum clocking, spread
65 - ti,ssc-downspread : DPLL supports spread spectrum clocking, boolean
/openbmc/linux/drivers/clk/xilinx/
H A DKconfig26 Adds support for clocking wizard and compatible.
27 This driver supports the Xilinx clocking wizard programmable clock
/openbmc/linux/Documentation/devicetree/bindings/i2c/
H A Di2c-mpc.yaml38 fsl,preserve-clocking:
86 fsl,preserve-clocking;
/openbmc/linux/Documentation/sound/soc/
H A Dindex.rst17 clocking
H A Dclocking.rst5 This text describes the audio clocking terms in ASoC and digital audio in
6 general. Note: Audio clocking can be complex!
/openbmc/linux/sound/soc/codecs/
H A Dwm8737.c331 u16 clocking = 0; in wm8737_hw_params() local
342 clocking |= WM8737_CLKDIV2; in wm8737_hw_params()
353 clocking |= coeff_div[i].usb | (coeff_div[i].sr << WM8737_SR_SHIFT); in wm8737_hw_params()
374 clocking); in wm8737_hw_params()
/openbmc/linux/Documentation/devicetree/bindings/serial/
H A Darm,mps2-uart.txt8 Required clocking property:
/openbmc/linux/arch/powerpc/boot/dts/
H A Dpdm360ng.dts94 fsl,preserve-clocking;
112 fsl,preserve-clocking;
/openbmc/linux/Documentation/devicetree/bindings/misc/
H A Dlwn-bk4.txt17 - spi-max-frequency : Maximum SPI clocking speed of device in Hz, should be
/openbmc/linux/Documentation/devicetree/bindings/timer/
H A Darm,mps2-timer.txt10 Required clocking property, have to be one of:
/openbmc/linux/Documentation/devicetree/bindings/watchdog/
H A Dnuvoton,npcm-wdt.txt15 Required clocking property, have to be one of:
/openbmc/linux/drivers/clk/versatile/
H A DKconfig11 Supports clocking on ARM Reference designs:
/openbmc/linux/Documentation/devicetree/bindings/net/
H A Dintel,ixp4xx-hss.yaml105 use internal clocking as opposed to external clocking
/openbmc/u-boot/arch/arm/dts/
H A Dmeson-gxl-mali.dtsi28 * Mali clocking is provided by two identical clock paths
/openbmc/u-boot/doc/device-tree-bindings/spi/
H A Dspi-zynq.txt13 - spi-max-frequency : Maximum SPI clocking speed of device in Hz
H A Dspi-atcspi200.txt15 - spi-max-frequency: Maximum SPI clocking speed of device in Hz.
/openbmc/linux/drivers/net/wan/
H A Dwanxl.h145 u32 clocking; member
H A Dfsl_ucc_hdlc.h106 u32 clocking; member
/openbmc/linux/Documentation/devicetree/bindings/hwmon/
H A Dcirrus,lochnagar.yaml17 Audio system topology, clocking and power can all be controlled through
/openbmc/linux/Documentation/devicetree/bindings/net/wireless/
H A Dti,wl1251.txt9 - spi-max-frequency : Maximum SPI clocking speed of device in Hz
/openbmc/linux/Documentation/devicetree/bindings/spi/
H A Dnvidia,tegra20-sflash.yaml46 description: Maximum SPI clocking speed of the controller in Hz.
H A Dnvidia,tegra20-slink.yaml55 description: Maximum SPI clocking speed of the controller in Hz.

12345