Home
last modified time | relevance | path

Searched refs:clk_pll0 (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/Documentation/devicetree/bindings/display/
H A Dintel,keembay-display.yaml33 - const: clk_pll0
65 clock-names = "clk_lcd", "clk_pll0";
/openbmc/linux/drivers/gpu/drm/kmb/
H A Dkmb_drv.c53 kmb->kmb_clk.clk_pll0 = devm_clk_get(dev, "clk_pll0"); in kmb_initialize_clocks()
54 if (IS_ERR(kmb->kmb_clk.clk_pll0)) { in kmb_initialize_clocks()
56 return PTR_ERR(kmb->kmb_clk.clk_pll0); in kmb_initialize_clocks()
58 kmb->sys_clk_mhz = clk_get_rate(kmb->kmb_clk.clk_pll0) / 1000000; in kmb_initialize_clocks()
H A Dkmb_drv.h46 struct clk *clk_pll0; member
/openbmc/linux/drivers/gpu/drm/sun4i/
H A Dsun8i_hdmi_phy.c709 phy->clk_pll0 = devm_clk_get(dev, "pll-0"); in sun8i_hdmi_phy_probe()
710 if (IS_ERR(phy->clk_pll0)) in sun8i_hdmi_phy_probe()
711 return dev_err_probe(dev, PTR_ERR(phy->clk_pll0), in sun8i_hdmi_phy_probe()
H A Dsun8i_hdmi_phy_clk.c150 parents[0] = __clk_get_name(phy->clk_pll0); in sun8i_phy_clk_create()
H A Dsun8i_dw_hdmi.h164 struct clk *clk_pll0; member