/openbmc/linux/drivers/clk/nuvoton/ |
H A D | clk-ma35d1.c | 463 void __iomem *clk_base; in ma35d1_clocks_probe() local 479 if (IS_ERR(clk_base)) in ma35d1_clocks_probe() 480 return PTR_ERR(clk_base); in ma35d1_clocks_probe() 490 clk_base + REG_CLK_PWRCTL, 0); in ma35d1_clocks_probe() 493 clk_base + REG_CLK_PWRCTL, 1); in ma35d1_clocks_probe() 559 clk_base + REG_CLK_CLKDIV0, in ma35d1_clocks_probe() 566 clk_base + REG_CLK_CLKDIV0, in ma35d1_clocks_probe() 573 clk_base + REG_CLK_CLKDIV0, in ma35d1_clocks_probe() 580 clk_base + REG_CLK_CLKDIV0, in ma35d1_clocks_probe() 617 clk_base + REG_CLK_CLKDIV0, in ma35d1_clocks_probe() [all …]
|
/openbmc/linux/drivers/clk/tegra/ |
H A D | clk-tegra210.c | 532 fence_udelay(1, clk_base); in tegra210_plle_hw_sequence_start() 537 fence_udelay(1, clk_base); in tegra210_plle_hw_sequence_start() 635 fence_udelay(1, clk_base); in tegra210_generic_mbist_war() 637 fence_udelay(1, clk_base); in tegra210_generic_mbist_war() 649 fence_udelay(1, clk_base); in tegra210_venc_mbist_war() 655 fence_udelay(1, clk_base); in tegra210_venc_mbist_war() 660 fence_udelay(1, clk_base); in tegra210_venc_mbist_war() 671 fence_udelay(1, clk_base); in tegra210_disp_mbist_war() 680 fence_udelay(1, clk_base); in tegra210_disp_mbist_war() 3335 clk_base, pmc, 0, in tegra210_pll_init() [all …]
|
H A D | clk-tegra-super-gen4.c | 109 clk_base + SCLK_BURST_POLICY, in tegra_sclk_init() 119 clk_base + SCLK_DIVIDER, 0, 8, in tegra_sclk_init() 132 clk_base + SCLK_BURST_POLICY, in tegra_sclk_init() 142 clk_base + SYSTEM_CLK_RATE, 4, 2, 0, in tegra_sclk_init() 146 clk_base + SYSTEM_CLK_RATE, in tegra_sclk_init() 157 clk_base + SYSTEM_CLK_RATE, 0, 2, 0, in tegra_sclk_init() 160 CLK_IS_CRITICAL, clk_base + SYSTEM_CLK_RATE, in tegra_sclk_init() 182 clk_base + CCLKG_BURST_POLICY, in tegra_super_clk_init() 189 clk_base + CCLKG_BURST_POLICY, in tegra_super_clk_init() 208 clk_base + CCLKLP_BURST_POLICY, in tegra_super_clk_init() [all …]
|
H A D | clk-tegra20.c | 132 static void __iomem *clk_base; variable 653 clk_base + PLLM_OUT, 1, 0, in tegra20_pll_init() 734 clk_base + AUDIO_SYNC_CLK, 4, in tegra20_audio_clk_init() 848 clk_base, data->offset); in tegra20_periph_clk_init() 881 reg = readl(clk_base + in tegra20_wait_cpu_in_reset() 944 readl(clk_base + PLLX_BASE); in tegra20_cpu_clock_suspend() 946 readl(clk_base + PLLX_MISC); in tegra20_cpu_clock_suspend() 975 clk_base + PLLX_MISC); in tegra20_cpu_clock_resume() 977 clk_base + PLLX_BASE); in tegra20_cpu_clock_resume() 1121 clk_base = of_iomap(np, 0); in tegra20_clock_init() [all …]
|
H A D | clk-tegra30.c | 150 static void __iomem *clk_base; variable 831 clk_base + PLLM_OUT, 1, 0, in tegra30_pll_init() 897 clk_base + SUPER_CCLKG_DIVIDER, 0, in tegra30_super_clk_init() 923 clk_base + CCLKG_BURST_POLICY, in tegra30_super_clk_init() 958 clk_base + CCLKLP_BURST_POLICY, in tegra30_super_clk_init() 1051 clk_base, data->offset); in tegra30_periph_clk_init() 1064 reg = readl(clk_base + in tegra30_wait_cpu_in_reset() 1108 cpu_rst_status = readl(clk_base + in tegra30_cpu_rail_off_ready() 1310 clk_base = of_iomap(np, 0); in tegra30_clock_init() 1311 if (!clk_base) { in tegra30_clock_init() [all …]
|
H A D | clk.h | 379 void __iomem *clk_base; member 405 void __iomem *clk_base, void __iomem *pmc, 410 void __iomem *clk_base, void __iomem *pmc, 421 void __iomem *clk_base, void __iomem *pmc, 427 void __iomem *clk_base, void __iomem *pmc, 433 void __iomem *clk_base, void __iomem *pmc, 446 void __iomem *clk_base, unsigned long flags, 452 void __iomem *clk_base, unsigned long flags, 474 void __iomem *clk_base, void __iomem *pmc, 480 void __iomem *clk_base, unsigned long flags, [all …]
|
H A D | clk-periph-gate.c | 20 readl_relaxed(gate->clk_base + (gate->regs->enb_reg)) 22 writel_relaxed(val, gate->clk_base + (gate->regs->enb_set_reg)) 24 writel_relaxed(val, gate->clk_base + (gate->regs->enb_clr_reg)) 27 readl_relaxed(gate->clk_base + (gate->regs->rst_reg)) 29 writel_relaxed(val, gate->clk_base + (gate->regs->rst_clr_reg)) 59 writel_relaxed(0, gate->clk_base + LVL2_CLK_GATE_OVRE); in clk_periph_enable_locked() 60 writel_relaxed(BIT(22), gate->clk_base + LVL2_CLK_GATE_OVRE); in clk_periph_enable_locked() 62 writel_relaxed(0, gate->clk_base + LVL2_CLK_GATE_OVRE); in clk_periph_enable_locked() 137 const char *parent_name, u8 gate_flags, void __iomem *clk_base, in tegra_clk_register_periph_gate() argument 162 gate->clk_base = clk_base; in tegra_clk_register_periph_gate()
|
H A D | clk-tegra114.c | 130 static void __iomem *clk_base; variable 914 clk_base + PLLC_OUT, 1, 0, in tegra114_pll_init() 998 clk_base + PLLRE_BASE, 16, 4, 0, in tegra114_pll_init() 1052 clk_base + CLK_SOURCE_EMC, in tegra114_periph_clk_init() 1095 readl(clk_base + CLK_SOURCE_CSITE); in tegra114_cpu_clock_suspend() 1107 clk_base + CLK_SOURCE_CSITE); in tegra114_cpu_clock_resume() 1110 clk_base + CCLKG_BURST_POLICY); in tegra114_cpu_clock_resume() 1307 clk_base = of_iomap(np, 0); in tegra114_clock_init() 1308 if (!clk_base) { in tegra114_clock_init() 1338 tegra114_fixed_clk_init(clk_base); in tegra114_clock_init() [all …]
|
H A D | clk-tegra-audio.c | 148 clk_base + data->offset, 0, 3, 0, in tegra_audio_sync_clk_init() 157 0, clk_base + data->offset, 4, in tegra_audio_sync_clk_init() 163 void __init tegra_audio_clk_init(void __iomem *clk_base, in tegra_audio_clk_init() argument 184 clk_base, pmc_base, 0, info->pll_params, in tegra_audio_clk_init() 194 clk_base + PLLA_OUT, 0, TEGRA_DIVIDER_ROUND_UP, in tegra_audio_clk_init() 197 clk_base + PLLA_OUT, 1, 0, CLK_IGNORE_UNUSED | in tegra_audio_clk_init() 215 tegra_audio_sync_clk_init(clk_base, tegra_clks, audio_clks, in tegra_audio_clk_init() 221 writel_relaxed(1, clk_base + dmic_clks[i].offset); in tegra_audio_clk_init() 223 tegra_audio_sync_clk_init(clk_base, tegra_clks, dmic_clks, in tegra_audio_clk_init() 238 data->name_2x, clk_base + AUDIO_SYNC_DOUBLER, in tegra_audio_clk_init() [all …]
|
H A D | clk-tegra124.c | 119 static void __iomem *clk_base; variable 1044 clk_base, 0, 48, in tegra124_periph_clk_init() 1049 clk_base, 0, 82, in tegra124_periph_clk_init() 1102 clk_base + PLLC_OUT, 1, 0, in tegra124_pll_init() 1136 clk_base + PLLM_OUT, 1, 0, in tegra124_pll_init() 1197 clk_base + PLLRE_BASE, 16, 4, 0, in tegra124_pll_init() 1255 readl(clk_base + CLK_SOURCE_CSITE); in tegra124_cpu_clock_suspend() 1267 clk_base + CLK_SOURCE_CSITE); in tegra124_cpu_clock_resume() 1270 clk_base + CCLKG_BURST_POLICY); in tegra124_cpu_clock_resume() 1461 clk_base = of_iomap(np, 0); in tegra124_132_clock_init_pre() [all …]
|
H A D | clk-tegra-fixed.c | 25 int __init tegra_osc_clk_init(void __iomem *clk_base, struct tegra_clk *clks, in tegra_osc_clk_init() argument 35 val = readl_relaxed(clk_base + OSC_CTRL); in tegra_osc_clk_init() 110 void tegra_clk_osc_resume(void __iomem *clk_base) in tegra_clk_osc_resume() argument 114 val = readl_relaxed(clk_base + OSC_CTRL) & ~OSC_CTRL_MASK; in tegra_clk_osc_resume() 116 writel_relaxed(val, clk_base + OSC_CTRL); in tegra_clk_osc_resume() 117 fence_udelay(2, clk_base); in tegra_clk_osc_resume()
|
H A D | clk-periph.c | 171 void __iomem *clk_base, u32 offset, in _tegra_clk_register_periph() argument 199 periph->mux.reg = clk_base + offset; in _tegra_clk_register_periph() 200 periph->divider.reg = div ? (clk_base + offset) : NULL; in _tegra_clk_register_periph() 201 periph->gate.clk_base = clk_base; in _tegra_clk_register_periph() 218 struct tegra_clk_periph *periph, void __iomem *clk_base, in tegra_clk_register_periph() argument 222 periph, clk_base, offset, flags); in tegra_clk_register_periph() 227 struct tegra_clk_periph *periph, void __iomem *clk_base, in tegra_clk_register_periph_nodiv() argument 232 periph, clk_base, offset, CLK_SET_RATE_PARENT); in tegra_clk_register_periph_nodiv() 235 struct clk *tegra_clk_register_periph_data(void __iomem *clk_base, in tegra_clk_register_periph_data() argument 240 clk_base, init->offset, init->flags); in tegra_clk_register_periph_data()
|
H A D | clk.c | 99 static void __iomem *clk_base; variable 115 clk_base + periph_regs[id / 32].rst_set_reg); in tegra_clk_rst_assert() 168 val = readl_relaxed(clk_base + CLK_OUT_ENB_Y); in tegra_clk_set_pllp_out_cpu() 174 writel_relaxed(val, clk_base + CLK_OUT_ENB_Y); in tegra_clk_set_pllp_out_cpu() 184 readl_relaxed(clk_base + periph_regs[i].enb_reg); in tegra_clk_periph_suspend() 188 readl_relaxed(clk_base + periph_regs[i].rst_reg); in tegra_clk_periph_suspend() 198 clk_base + periph_regs[i].enb_reg); in tegra_clk_periph_resume() 204 fence_udelay(5, clk_base); in tegra_clk_periph_resume() 208 clk_base + periph_regs[i].rst_reg); in tegra_clk_periph_resume() 210 fence_udelay(2, clk_base); in tegra_clk_periph_resume() [all …]
|
H A D | clk-pll.c | 302 lock_addr = pll->clk_base; in clk_pll_wait_for_lock() 1002 val = readl(pll->clk_base + PLLE_SS_CTRL); in clk_plle_enable() 1005 writel(val, pll->clk_base + PLLE_SS_CTRL); in clk_plle_enable() 1268 void __iomem *clk_base, in _setup_dynamic_ramp() argument 1864 fence_udelay(1, pll->clk_base); in _clk_plle_tegra_init_parent() 1879 pll->clk_base = clk_base; in _tegra_init_pll() 1921 void __iomem *clk_base, void __iomem *pmc, in tegra_clk_register_pll() argument 1952 void __iomem *clk_base, void __iomem *pmc, in tegra_clk_register_plle() argument 1977 void __iomem *clk_base, unsigned long flags, in tegra_clk_register_pllu() argument 2043 void __iomem *clk_base, void __iomem *pmc, in tegra_clk_register_pllxc() argument [all …]
|
H A D | clk-tegra-periph.c | 905 clk_base, data->flags, in gate_clk_init() 929 data->p.parent_name, clk_base + data->offset, in div_clk_init() 966 clk_base + data->offset, 0, data->div_flags, in init_pllp() 969 data->div_name, clk_base + data->offset, in init_pllp() 987 "pll_p_out_cpu", clk_base + PLLP_OUTB, 0, 0, 24, in init_pllp() 993 "pll_p_out4_div", clk_base + PLLP_OUTB, in init_pllp() 1006 clk_base + PLLP_MISC1, 29, 0, NULL); in init_pllp() 1015 CLK_IGNORE_UNUSED, clk_base + PLLP_MISC1, 28, 0, in init_pllp() 1027 periph_clk_init(clk_base, tegra_clks); in tegra_periph_clk_init() 1028 gate_clk_init(clk_base, tegra_clks); in tegra_periph_clk_init() [all …]
|
H A D | clk-sdmmc-mux.c | 235 void __iomem *clk_base, u32 offset, u32 clk_num, u8 div_flags, in tegra_clk_register_sdmmc_mux_div() argument 259 sdmmc_mux->reg = clk_base + offset; in tegra_clk_register_sdmmc_mux_div() 261 sdmmc_mux->gate.clk_base = clk_base; in tegra_clk_register_sdmmc_mux_div()
|
/openbmc/u-boot/board/hisilicon/hikey/ |
H A D | hikey.c | 149 void hi6220_clk_enable(u32 bitfield, unsigned int *clk_base) in hi6220_clk_enable() argument 153 data = readl(clk_base); in hi6220_clk_enable() 156 writel(bitfield, clk_base); in hi6220_clk_enable() 158 data = readl(clk_base + STAT_EN_OFF); in hi6220_clk_enable() 165 void hi6220_clk_disable(u32 bitfield, unsigned int *clk_base) in hi6220_clk_disable() argument 169 data = readl(clk_base); in hi6220_clk_disable() 172 writel(data, clk_base); in hi6220_clk_disable() 174 data = readl(clk_base + STAT_DIS_OFF); in hi6220_clk_disable()
|
/openbmc/u-boot/board/freescale/t208xqds/ |
H A D | t208xqds.c | 379 int base = QIXIS_READ(clk_base[0]) << 8 | QIXIS_READ(clk_base[1]); in get_board_sys_clk() 417 int base = QIXIS_READ(clk_base[0]) << 8 | QIXIS_READ(clk_base[1]); in get_board_ddr_clk()
|
/openbmc/linux/drivers/clk/ |
H A D | clk-npcm7xx.c | 407 void __iomem *clk_base; in npcm7xx_clk_init() local 420 clk_base = ioremap(res.start, resource_size(&res)); in npcm7xx_clk_init() 421 if (!clk_base) in npcm7xx_clk_init() 438 hw = npcm7xx_clk_register_pll(clk_base + pll_data->reg, in npcm7xx_clk_init() 471 mux_data->flags, clk_base + NPCM7XX_CLKSEL, in npcm7xx_clk_init() 491 clk_base + div_data->reg, in npcm7xx_clk_init() 515 iounmap(clk_base); in npcm7xx_clk_init()
|
H A D | clk-npcm8xx.c | 46 static void __iomem *clk_base; variable 300 clk_base = rdev->base; in npcm8xx_clk_probe() 311 hw = npcm8xx_clk_register_pll(dev, clk_base + pll_clk->reg, in npcm8xx_clk_probe() 344 clk_base + NPCM8XX_CLKSEL, in npcm8xx_clk_probe() 377 clk_base + div_data->reg, in npcm8xx_clk_probe() 397 clk_base + div_data->reg, in npcm8xx_clk_probe()
|
H A D | clk-sp7021.c | 601 void __iomem *clk_base, *pll_base, *sys_base; in sp7021_clk_probe() local 606 clk_base = devm_platform_ioremap_resource(pdev, 0); in sp7021_clk_probe() 607 if (IS_ERR(clk_base)) in sp7021_clk_probe() 608 return PTR_ERR(clk_base); in sp7021_clk_probe() 618 writel((sp_clken[i] << 16) | sp_clken[i], clk_base + i * 4); in sp7021_clk_probe() 684 clk_base + (j >> 4) * 4, in sp7021_clk_probe()
|
/openbmc/linux/drivers/pinctrl/samsung/ |
H A D | pinctrl-exynos-arm.c | 45 void __iomem *clk_base = (void __iomem *)drvdata->retention_ctrl->priv; in s5pv210_retention_disable() local 48 tmp = __raw_readl(clk_base + S5P_OTHERS); in s5pv210_retention_disable() 51 __raw_writel(tmp, clk_base + S5P_OTHERS); in s5pv210_retention_disable() 60 void __iomem *clk_base; in s5pv210_retention_init() local 73 clk_base = of_iomap(np, 0); in s5pv210_retention_init() 75 if (!clk_base) { in s5pv210_retention_init() 80 ctrl->priv = (void __force *)clk_base; in s5pv210_retention_init()
|
/openbmc/linux/drivers/clk/ralink/ |
H A D | clk-mtmips.c | 99 struct mtmips_clk *clk_base; member 725 sclk = &priv->data->clk_base[i]; in mtmips_register_clocks() 740 sclk = &priv->data->clk_base[i]; in mtmips_register_clocks() 747 .clk_base = rt2880_clks_base, 758 .clk_base = rt305x_clks_base, 769 .clk_base = rt3352_clks_base, 780 .clk_base = rt3883_clks_base, 791 .clk_base = rt5350_clks_base, 802 .clk_base = mt7620_clks_base, 813 .clk_base = mt76x8_clks_base, [all …]
|
/openbmc/linux/drivers/cpufreq/ |
H A D | s5pv210-cpufreq.c | 24 static void __iomem *clk_base; variable 27 #define S5P_CLKREG(x) (clk_base + (x)) 624 clk_base = of_iomap(np, 0); in s5pv210_cpufreq_probe() 626 if (!clk_base) { in s5pv210_cpufreq_probe() 670 iounmap(clk_base); in s5pv210_cpufreq_probe()
|
/openbmc/u-boot/board/freescale/t4qds/ |
H A D | t4240qds.c | 577 int base = QIXIS_READ(clk_base[0]) << 8 | QIXIS_READ(clk_base[1]); in get_board_sys_clk() 614 int base = QIXIS_READ(clk_base[0]) << 8 | QIXIS_READ(clk_base[1]); in get_board_ddr_clk()
|