Home
last modified time | relevance | path

Searched refs:bus_cnt (Results 1 – 4 of 4) sorted by relevance

/openbmc/u-boot/drivers/ddr/marvell/a38x/
H A Dddr3_training_leveling.c768 u32 bus_cnt; in ddr3_tip_calc_cs_mask() local
783 for (bus_cnt = 0; bus_cnt < octets_per_if_num; bus_cnt++) { in ddr3_tip_calc_cs_mask()
926 for (bus_cnt = 0; bus_cnt < octets_per_if_num; bus_cnt++) { in ddr3_tip_dynamic_write_leveling()
953 for (bus_cnt = 0; bus_cnt < octets_per_if_num; bus_cnt++) { in ddr3_tip_dynamic_write_leveling()
987 [bus_cnt][if_id])); in ddr3_tip_dynamic_write_leveling()
989 [bus_cnt][if_id] += 32; in ddr3_tip_dynamic_write_leveling()
994 [bus_cnt][if_id])); in ddr3_tip_dynamic_write_leveling()
1041 for (bus_cnt = 0; in ddr3_tip_dynamic_write_leveling()
1043 bus_cnt++) { in ddr3_tip_dynamic_write_leveling()
1049 bus_cnt] == 0) { in ddr3_tip_dynamic_write_leveling()
[all …]
H A Dddr3_training.c477 for (bus_cnt = 0; in hws_ddr3_tip_init_controller()
479 bus_cnt++) { in hws_ddr3_tip_init_controller()
682 for (bus_cnt = 0; bus_cnt < octets_per_if_num; bus_cnt++) { in ddr3_tip_rev2_rank_control()
732 u32 data_value = 0, bus_cnt; in ddr3_tip_rev3_rank_control() local
736 for (bus_cnt = 1; bus_cnt < octets_per_if_num; bus_cnt++) { in ddr3_tip_rev3_rank_control()
748 bus_cnt)); in ddr3_tip_rev3_rank_control()
1127 u32 bus_cnt = 0; in adll_calibration() local
1144 for (bus_cnt = 0; bus_cnt < octets_per_if_num; bus_cnt++) { in adll_calibration()
1156 for (bus_cnt = 0; bus_cnt < DDR_IF_CTRL_SUBPHYS_NUM; bus_cnt++) { in adll_calibration()
1433 for (bus_cnt = 0; bus_cnt < octets_per_if_num; in ddr3_tip_freq_set()
[all …]
H A Dddr3_training_ip_engine.c1460 u32 bus_cnt = 0, if_id, dev_num = 0; in ddr3_tip_load_phy_values() local
1466 for (bus_cnt = 0; bus_cnt < octets_per_if_num; bus_cnt++) { in ddr3_tip_load_phy_values()
1474 &phy_reg_bk[if_id][bus_cnt] in ddr3_tip_load_phy_values()
1481 &phy_reg_bk[if_id][bus_cnt] in ddr3_tip_load_phy_values()
1488 &phy_reg_bk[if_id][bus_cnt] in ddr3_tip_load_phy_values()
1494 bus_cnt, DDR_PHY_DATA, in ddr3_tip_load_phy_values()
1496 phy_reg_bk[if_id][bus_cnt] in ddr3_tip_load_phy_values()
1501 bus_cnt, DDR_PHY_DATA, in ddr3_tip_load_phy_values()
1503 phy_reg_bk[if_id][bus_cnt] in ddr3_tip_load_phy_values()
1508 bus_cnt, DDR_PHY_DATA, in ddr3_tip_load_phy_values()
[all …]
H A Dddr3_debug.c834 u32 bus_cnt = 0, if_id, data_p1, data_p2, ui_data3, dev_num = 0; in ddr3_tip_print_adll() local
840 for (bus_cnt = 0; bus_cnt < octets_per_if_num; in ddr3_tip_print_adll()
841 bus_cnt++) { in ddr3_tip_print_adll()
842 VALIDATE_BUS_ACTIVE(tm->bus_act_mask, bus_cnt); in ddr3_tip_print_adll()
845 ACCESS_TYPE_UNICAST, bus_cnt, in ddr3_tip_print_adll()
849 bus_cnt, DDR_PHY_DATA, 0x2, &data_p2)); in ddr3_tip_print_adll()
852 bus_cnt, DDR_PHY_DATA, 0x3, &ui_data3)); in ddr3_tip_print_adll()
855 if_id, bus_cnt, data_p1, data_p2, in ddr3_tip_print_adll()