Home
last modified time | relevance | path

Searched refs:aggl (Results 1 – 2 of 2) sorted by relevance

/openbmc/linux/drivers/net/ethernet/intel/ice/
H A Dice_sched.c2302 u8 aggl, vsil, i; in ice_sched_move_vsi_to_agg() local
2321 aggl = ice_sched_get_agg_layer(pi->hw); in ice_sched_move_vsi_to_agg()
2325 for (i = aggl + 1; i < vsil; i++) in ice_sched_move_vsi_to_agg()
2339 for (i = aggl + 1; i < vsil; i++) { in ice_sched_move_vsi_to_agg()
2553 u8 i, aggl; in ice_sched_add_agg_cfg() local
2564 aggl = ice_sched_get_agg_layer(hw); in ice_sched_add_agg_cfg()
2567 num_nodes[aggl] = 1; in ice_sched_add_agg_cfg()
2573 for (i = hw->sw_entry_point_layer; i < aggl; i++) { in ice_sched_add_agg_cfg()
2590 for (i = hw->sw_entry_point_layer; i <= aggl; i++) { in ice_sched_add_agg_cfg()
2608 if (parent && i == aggl) in ice_sched_add_agg_cfg()
H A Dice_lag.c364 u8 aggl, vsil; in ice_lag_get_sched_parent() local
381 aggl = ice_sched_get_agg_layer(hw); in ice_lag_get_sched_parent()
384 for (n = aggl + 1; n < vsil; n++) in ice_lag_get_sched_parent()
396 for (n = aggl + 1; n < vsil; n++) { in ice_lag_get_sched_parent()