Searched refs:addr_write (Results 1 – 11 of 11) sorted by relevance
| /openbmc/qemu/include/exec/ |
| H A D | tlb-common.h | 28 uintptr_t addr_write; member
|
| /openbmc/qemu/accel/tcg/ |
| H A D | cputlb.c | 111 QEMU_BUILD_BUG_ON(offsetof(CPUTLBEntry, addr_write) != in tlb_read_idx()
117 /* ofs might correspond to .addr_write, so use qatomic_read */ in tlb_read_idx()
460 return te->addr_read == -1 && te->addr_write == -1 && te->addr_code == -1; in tlb_entry_is_empty()
883 * te->addr_write with qatomic_set. We don't need to worry about this for
891 const uintptr_t addr = ent->addr_write; in tlb_reset_dirty_range_locked()
898 qatomic_set(&ent->addr_write, addr | TLB_NOTDIRTY); in tlb_reset_dirty_range_locked()
915 * thing actually updated is the target TLB entry ->addr_write flags.
945 if (tlb_entry->addr_write == (addr | TLB_NOTDIRTY)) { in tlb_set_dirty1_locked()
946 tlb_entry->addr_write = addr; in tlb_set_dirty1_locked()
|
| /openbmc/qemu/tcg/sparc64/ |
| H A D | tcg-target.c.inc | 1112 : offsetof(CPUTLBEntry, addr_write);
|
| /openbmc/qemu/tcg/loongarch64/ |
| H A D | tcg-target.c.inc | 1076 : offsetof(CPUTLBEntry, addr_write));
|
| /openbmc/qemu/tcg/mips/ |
| H A D | tcg-target.c.inc | 1081 : offsetof(CPUTLBEntry, addr_write);
|
| /openbmc/qemu/tcg/riscv/ |
| H A D | tcg-target.c.inc | 1737 : offsetof(CPUTLBEntry, addr_write));
|
| /openbmc/qemu/tcg/s390x/ |
| H A D | tcg-target.c.inc | 2030 ofs = offsetof(CPUTLBEntry, addr_write);
|
| /openbmc/qemu/tcg/aarch64/ |
| H A D | tcg-target.c.inc | 1689 : offsetof(CPUTLBEntry, addr_write));
|
| /openbmc/qemu/tcg/arm/ |
| H A D | tcg-target.c.inc | 1414 : offsetof(CPUTLBEntry, addr_write);
|
| /openbmc/qemu/tcg/ppc/ |
| H A D | tcg-target.c.inc | 2279 : offsetof(CPUTLBEntry, addr_write);
|
| /openbmc/qemu/tcg/i386/ |
| H A D | tcg-target.c.inc | 2184 : offsetof(CPUTLBEntry, addr_write);
|