| /openbmc/linux/drivers/clk/mxs/ |
| H A D | clk-imx23.c | 26 #define XTAL (CLKCTRL + 0x0050) macro
140 clks[clk32k] = mxs_clk_gate("clk32k", "clk32k_div", XTAL, 26); in mx23_clocks_init()
141 clks[dri] = mxs_clk_gate("dri", "ref_xtal", XTAL, 28); in mx23_clocks_init()
142 clks[pwm] = mxs_clk_gate("pwm", "ref_xtal", XTAL, 29); in mx23_clocks_init()
143 clks[filt] = mxs_clk_gate("filt", "ref_xtal", XTAL, 30); in mx23_clocks_init()
144 clks[uart] = mxs_clk_gate("uart", "ref_xtal", XTAL, 31); in mx23_clocks_init()
|
| H A D | clk-imx28.c | 26 #define XTAL (CLKCTRL + 0x0080) macro
210 clks[clk32k] = mxs_clk_gate("clk32k", "clk32k_div", XTAL, 26); in mx28_clocks_init()
211 clks[pwm] = mxs_clk_gate("pwm", "ref_xtal", XTAL, 29); in mx28_clocks_init()
212 clks[uart] = mxs_clk_gate("uart", "ref_xtal", XTAL, 31); in mx28_clocks_init()
|
| /openbmc/linux/drivers/media/dvb-frontends/ |
| H A D | cx24123.c | 21 #define XTAL 10111000 macro
454 if (srate < (XTAL*2)/2) in cx24123_set_symbolrate()
456 else if (srate < (XTAL*3)/2) in cx24123_set_symbolrate()
458 else if (srate < (XTAL*4)/2) in cx24123_set_symbolrate()
460 else if (srate < (XTAL*5)/2) in cx24123_set_symbolrate()
462 else if (srate < (XTAL*6)/2) in cx24123_set_symbolrate()
464 else if (srate < (XTAL*7)/2) in cx24123_set_symbolrate()
466 else if (srate < (XTAL*8)/2) in cx24123_set_symbolrate()
472 sample_rate = pll_mult * XTAL; in cx24123_set_symbolrate()
557 (2 * XTAL / 1000)) / 32) & 0x1ff; in cx24123_pll_calculate()
[all …]
|
| /openbmc/linux/Documentation/devicetree/bindings/clock/ |
| H A D | baikal,bt1-ccu-pll.yaml | 21 1) External oscillator (normally XTAL's 25 MHz crystal oscillator, but
34 |XTAL|--|-+ | | +---+-|
70 where Rclk is the reference clock coming from XTAL, NR - reference clock
|
| H A D | mediatek,mtmips-sysc.yaml | 18 These SoCs have an XTAL from where the cpu clock is
|
| H A D | baikal,bt1-ccu-div.yaml | 23 1) External oscillator (normally XTAL's 25 MHz crystal oscillator, but
37 |XTAL|--|-+ | | +---+-|
|
| H A D | silabs,si5341.txt | 63 in EXTCLK (external reference clock) rather than XTAL (crystal) mode.
|
| /openbmc/linux/drivers/net/wireless/broadcom/brcm80211/brcmsmac/ |
| H A D | aiutils.h | 103 #define XTAL 0x1 /* primary crystal oscillator (2050) */ macro
|
| /openbmc/linux/arch/arm/boot/dts/sunplus/ |
| H A D | sunplus-sp7021-achip.dtsi | 64 clock-frequency = <XTAL>;
|
| H A D | sunplus-sp7021.dtsi | 14 #define XTAL 27000000 macro
24 clock-frequency = <XTAL>;
|
| /openbmc/linux/Documentation/devicetree/bindings/media/i2c/ |
| H A D | max2175.txt | 39 /* Fixed XTAL clock node */
|
| /openbmc/u-boot/drivers/clk/mvebu/ |
| H A D | armada-37xx-periph.c | 32 XTAL = 4, enumerator
44 { "xtal", XTAL },
581 if (i == XTAL) { in armada_37xx_periph_clk_probe()
|
| /openbmc/linux/Documentation/devicetree/bindings/net/can/ |
| H A D | mpc5xxx-mscan.txt | 14 "ref" for reference clock (XTAL)
|
| /openbmc/u-boot/drivers/usb/host/ |
| H A D | r8a66597.h | 93 #define XTAL 0xC000 /* b15-14: Crystal selection */ macro
108 #define XTAL 0x0004 /* b2: Crystal selection */ macro
|
| H A D | r8a66597-hcd.c | 85 r8a66597_mdfy(r8a66597, CONFIG_R8A66597_XTAL, XTAL, SYSCFG0); in r8a66597_clock_enable()
104 setbits(le16, R8A66597_BASE0, XTAL); in r8a66597_clock_enable()
|
| /openbmc/linux/Documentation/devicetree/bindings/net/wireless/ |
| H A D | ti,wlcore.yaml | 64 description: Indicates that the clock is generated from XTAL.
|
| /openbmc/linux/include/linux/usb/ |
| H A D | r8a66597.h | 124 #define XTAL 0xC000 /* b15-14: Crystal selection */ macro
|
| /openbmc/linux/drivers/media/pci/bt8xx/ |
| H A D | dvb-bt8xx.c | 199 #define XTAL 1011100 /* Hz, really 1.0111 MHz and a /10 prescaler */ in cx24108_tuner_set_params() macro
218 n=((i<=2?2:1)*freq*10L)/(XTAL/100); in cx24108_tuner_set_params()
|
| /openbmc/linux/drivers/clk/ |
| H A D | Kconfig | 128 by the driver, in particular it only supports XTAL input. The chip can
|
| /openbmc/linux/drivers/clk/nxp/ |
| H A D | clk-lpc32xx.c | 198 LPC32XX_CLK_DEFINE(XTAL, "xtal", 0x0),
|
| /openbmc/linux/Documentation/networking/ |
| H A D | arcnet-hardware.rst | 1972 | | | SW1 | XTAL | ____________ | S |
2002 XTAL 20 MHz Crystal
2114 | |SW2 NODE ID| | | | XTAL | |
2140 XTAL 20 MHz Crystal
|
| /openbmc/linux/drivers/usb/gadget/udc/ |
| H A D | r8a66597-udc.c | 827 XTAL, SYSCFG0); in init_controller()
|
| /openbmc/linux/drivers/usb/host/ |
| H A D | r8a66597-hcd.c | 105 XTAL, SYSCFG0); in r8a66597_clock_enable()
|