Searched refs:XELPDP_PORT_CLOCK_CTL (Results 1 – 2 of 2) sorted by relevance
/openbmc/linux/drivers/gpu/drm/i915/display/ |
H A D | intel_cx0_phy.c | 2436 intel_de_rmw(i915, XELPDP_PORT_CLOCK_CTL(encoder->port), in intel_program_port_clock_ctl() 2566 intel_de_rmw(i915, XELPDP_PORT_CLOCK_CTL(port), in intel_cx0_phy_lane_reset() 2572 if (__intel_de_wait_for_register(i915, XELPDP_PORT_CLOCK_CTL(port), in intel_cx0_phy_lane_reset() 2752 intel_de_rmw(i915, XELPDP_PORT_CLOCK_CTL(encoder->port), in intel_cx0pll_enable() 2757 if (__intel_de_wait_for_register(i915, XELPDP_PORT_CLOCK_CTL(encoder->port), in intel_cx0pll_enable() 2777 u32 val = intel_de_read(i915, XELPDP_PORT_CLOCK_CTL(encoder->port)); in intel_mtl_tbt_calc_port_clock() 2830 intel_de_rmw(i915, XELPDP_PORT_CLOCK_CTL(encoder->port), in intel_mtl_tbt_pll_enable() 2834 val = intel_de_read(i915, XELPDP_PORT_CLOCK_CTL(encoder->port)); in intel_mtl_tbt_pll_enable() 2845 intel_de_write(i915, XELPDP_PORT_CLOCK_CTL(encoder->port), val); in intel_mtl_tbt_pll_enable() 2848 if (__intel_de_wait_for_register(i915, XELPDP_PORT_CLOCK_CTL(encoder->port), in intel_mtl_tbt_pll_enable() [all …]
|
H A D | intel_cx0_phy_regs.h | 117 #define XELPDP_PORT_CLOCK_CTL(port) _MMIO(_PICK_EVEN_2RANGES(port, PORT_TC1, \ macro
|