Home
last modified time | relevance | path

Searched refs:WRPLL_CTL (Results 1 – 5 of 5) sorted by relevance

/openbmc/linux/drivers/gpu/drm/i915/display/
H A Dintel_dpll_mgr.c629 intel_de_write(dev_priv, WRPLL_CTL(id), pll->state.hw_state.wrpll); in hsw_ddi_wrpll_enable()
630 intel_de_posting_read(dev_priv, WRPLL_CTL(id)); in hsw_ddi_wrpll_enable()
647 intel_de_rmw(dev_priv, WRPLL_CTL(id), WRPLL_PLL_ENABLE, 0); in hsw_ddi_wrpll_disable()
648 intel_de_posting_read(dev_priv, WRPLL_CTL(id)); in hsw_ddi_wrpll_disable()
687 val = intel_de_read(dev_priv, WRPLL_CTL(id)); in hsw_ddi_wrpll_get_hw_state()
1256 .ctl = WRPLL_CTL(0),
1262 .ctl = WRPLL_CTL(1),
H A Dintel_pch_refclk.c418 u32 ctl = intel_de_read(dev_priv, WRPLL_CTL(id)); in wrpll_uses_pch_ssc()
H A Dintel_display_power.c1212 intel_de_read(dev_priv, WRPLL_CTL(0)) & WRPLL_PLL_ENABLE, in assert_can_disable_lcpll()
1215 intel_de_read(dev_priv, WRPLL_CTL(1)) & WRPLL_PLL_ENABLE, in assert_can_disable_lcpll()
/openbmc/linux/drivers/gpu/drm/i915/gvt/
H A Dhandlers.c501 wrpll_ctl = vgpu_vreg_t(vgpu, WRPLL_CTL(DPLL_ID_WRPLL1)); in bdw_vgpu_get_dp_bitrate()
503 wrpll_ctl = vgpu_vreg_t(vgpu, WRPLL_CTL(DPLL_ID_WRPLL2)); in bdw_vgpu_get_dp_bitrate()
/openbmc/linux/drivers/gpu/drm/i915/
H A Di915_reg.h5833 #define WRPLL_CTL(pll) _MMIO_PIPE(pll, _WRPLL_CTL1, _WRPLL_CTL2) macro