/openbmc/u-boot/drivers/watchdog/ |
H A D | Kconfig | 51 config WDT config 63 depends on SANDBOX && WDT 66 can be probed and supports all of the methods of WDT, but does not 71 depends on WDT && ARMADA_3700 80 depends on WDT 91 depends on WDT && (ARCH_BMIPS || ARCH_BCM6858 || ARCH_BCM63158) 99 depends on WDT 106 depends on WDT 114 depends on WDT && ARCH_MEDIATEK 122 depends on WDT [all …]
|
/openbmc/linux/Documentation/devicetree/bindings/watchdog/ |
H A D | lpc18xx-wdt.txt | 1 * NXP LPC18xx Watchdog Timer (WDT) 5 - reg: Should contain WDT registers location and length 9 - interrupts: Should contain WDT interrupt
|
H A D | imgpdc-wdt.txt | 1 *ImgTec PowerDown Controller (PDC) Watchdog Timer (WDT) 5 - reg : Should contain WDT registers location and length 9 - interrupts : Should contain WDT interrupt
|
H A D | omap-wdt.txt | 1 TI Watchdog Timer (WDT) Controller for OMAP 5 - ti,hwmods : Name of the hwmod associated to the WDT
|
H A D | davinci-wdt.txt | 1 Texas Instruments DaVinci/Keystone Watchdog Timer (WDT) Controller 5 - reg : Should contain WDT registers location and length
|
H A D | qca-ar7130-wdt.txt | 1 * Qualcomm Atheros AR7130 Watchdog Timer (WDT) Controller
|
H A D | microchip,pic32-wdt.txt | 4 WDT is not cleared periodically in software.
|
/openbmc/linux/arch/sh/kernel/cpu/sh4/ |
H A D | setup-sh4-202.c | 89 HUDI, TMU0, TMU1, TMU2, RTC, SCIF, WDT, enumerator 100 INTC_VECT(WDT, 0x560), 105 { 0xffd00008, 0, 16, 4, /* IPRB */ { WDT, 0, 0, 0 } },
|
H A D | setup-sh7750.c | 185 TMU3, TMU4, TMU0, TMU1, TMU2, RTC, SCI1, SCIF, WDT, REF, enumerator 201 INTC_VECT(WDT, 0x560), 207 { 0xffd00008, 0, 16, 4, /* IPRB */ { WDT, REF, SCI1, 0 } },
|
H A D | setup-sh7760.c | 37 WDT, REF, enumerator 74 INTC_VECT(WDT, 0x560), 105 { 0xffd00008, 0, 16, 4, /* IPRB */ { WDT, REF, 0, 0 } },
|
/openbmc/linux/arch/sh/kernel/cpu/sh3/ |
H A D | setup-sh7705.c | 31 RTC, WDT, REF_RCMI, enumerator 51 INTC_VECT(WDT, 0x560), 57 { 0xfffffee4, 0, 16, 4, /* IPRB */ { WDT, REF_RCMI, 0, 0 } },
|
H A D | setup-sh7710.c | 28 RTC, WDT, REF, enumerator 53 INTC_VECT(WDT, 0x560), 59 { 0xfffffee4, 0, 16, 4, /* IPRB */ { WDT, REF, 0, 0 } },
|
H A D | setup-sh770x.c | 32 RTC, WDT, REF, enumerator 42 INTC_VECT(WDT, 0x560), 69 { 0xfffffee4, 0, 16, 4, /* IPRB */ { WDT, REF, SCI, 0 } },
|
H A D | setup-sh7720.c | 224 WDT, REF_RCMI, SIM, enumerator 243 INTC_VECT(WDT, 0x560), INTC_VECT(REF_RCMI, 0x580), 268 { 0xA414FEE4UL, 0, 16, 4, /* IPRB */ { WDT, REF_RCMI, SIM, 0 } },
|
/openbmc/linux/arch/sh/kernel/cpu/sh2/ |
H A D | setup-sh7619.c | 22 WDT, EDMAC, CMT0, CMT1, enumerator 34 INTC_IRQ(WDT, 84), INTC_IRQ(EDMAC, 85), 51 { 0xf8080000, 0, 16, 4, /* IPRC */ { WDT, EDMAC, CMT0, CMT1 } },
|
/openbmc/linux/Documentation/watchdog/ |
H A D | watchdog-parameters.rst | 29 Acquire WDT 'stop' io port (default 0x43) 31 Acquire WDT 'start' io port (default 0x443) 40 Advantech WDT 'stop' io port (default 0x443) 42 Advantech WDT 'start' io port (default 0x443) 179 Eurotech WDT io port (default=0x3f0) 181 Eurotech WDT irq (default=10) 183 Eurotech WDT event type (default is `int`) 391 pc87413 WDT I/O port (default: io). 484 SBC60xx WDT 'stop' io port (default 0x45) 486 SBC60xx WDT 'start' io port (default 0x443) [all …]
|
H A D | wdt.rst | 2 WDT Watchdog Timer Interfaces For The Linux Operating System 57 The external event interfaces on the WDT boards are not currently supported.
|
/openbmc/linux/arch/sh/kernel/cpu/sh4a/ |
H A D | setup-sh7780.c | 304 RTC, WDT, TMU0, TMU1, TMU2, TMU2_TICPI, enumerator 317 INTC_VECT(WDT, 0x560), 360 HUDI, 0, WDT, SCIF1, SCIF0, RTC, TMU345, TMU012 } }, 367 { 0xffd40008, 0, 32, 8, /* INT2PRI2 */ { SCIF0, SCIF1, WDT } },
|
H A D | setup-sh7763.c | 240 RTC, WDT, TMU0, TMU1, TMU2, TMU2_TICPI, enumerator 256 INTC_VECT(WDT, 0x560), INTC_VECT(TMU0, 0x580), 306 HUDI, 0, WDT, SCIF1, SCIF0, RTC, TMU345, TMU012 } }, 318 { 0xffd40008, 0, 32, 8, /* INT2PRI2 */ { SCIF0, SCIF1, WDT } },
|
H A D | setup-sh7785.c | 377 WDT, TMU0, TMU1, TMU2, TMU2_TICPI, enumerator 393 INTC_VECT(WDT, 0x560), 455 PCIINTA, PCISERR, HAC1, HAC0, DMAC1, DMAC0, HUDI, WDT, 467 { 0xffd4000c, 0, 32, 8, /* INT2PRI3 */ { SCIF4, SCIF5, WDT, } },
|
/openbmc/linux/arch/sh/kernel/cpu/sh2a/ |
H A D | setup-sh7206.c | 30 CMT0, CMT1, BSC, WDT, enumerator 61 INTC_IRQ(BSC, 148), INTC_IRQ(WDT, 152), 112 { 0xfffe0c04, 0, 16, 4, /* IPR08 */ { CMT0, CMT1, BSC, WDT } },
|
H A D | setup-sh7201.c | 28 RTC, WDT, enumerator 91 INTC_IRQ(WDT, 156), 159 { 0xfffe9806, 0, 16, 4, /* IPR09 */ { RTC, WDT, IIC30, 0 } },
|
H A D | setup-sh7203.c | 22 USB, LCDC, CMT0, CMT1, BSC, WDT, enumerator 63 INTC_IRQ(BSC, 144), INTC_IRQ(WDT, 145), 144 { 0xfffe0c06, 0, 16, 4, /* IPR09 */ { BSC, WDT, MTU0_ABCD, MTU0_VEF } },
|
/openbmc/u-boot/arch/powerpc/dts/ |
H A D | mcr3000.dts | 12 WDT: watchdog@0 { label
|
/openbmc/linux/Documentation/devicetree/bindings/power/reset/ |
H A D | keystone-reset.txt | 29 - ti,wdt-list: WDT list that can cause SoC reset. It's not related 30 to WDT driver, it's just needed to enable a SoC related
|