Home
last modified time | relevance | path

Searched refs:VTD_PAGE_SIZE (Results 1 – 6 of 6) sorted by relevance

/openbmc/qemu/hw/i386/
H A Dintel_iommu_internal.h450 #define VTD_PAGE_SIZE (1ULL << VTD_PAGE_SHIFT) macro
469 #define VTD_ROOT_ENTRY_NR (VTD_PAGE_SIZE / sizeof(VTDRootEntry))
490 #define VTD_CONTEXT_ENTRY_NR (VTD_PAGE_SIZE / sizeof(VTDContextEntry))
541 #define VTD_SL_PT_BASE_ADDR_MASK(aw) (~(VTD_PAGE_SIZE - 1) & VTD_HAW_MASK(aw))
H A Dintel_iommu.c2225 hwaddr size = (1 << am) * VTD_PAGE_SIZE; in vtd_iotlb_page_invalidate_notify()
2730 sz = (VTD_PAGE_SIZE * 2) << cto64(addr >> VTD_PAGE_SHIFT); in do_invalidate_device_tlb()
2733 sz = VTD_PAGE_SIZE; in do_invalidate_device_tlb()
4004 while (remain >= VTD_PAGE_SIZE) { in vtd_address_space_unmap()
/openbmc/linux/drivers/iommu/intel/
H A Diommu.h33 #define VTD_PAGE_SIZE (1UL << VTD_PAGE_SHIFT) macro
35 #define VTD_PAGE_ALIGN(addr) (((addr) + VTD_PAGE_SIZE - 1) & VTD_PAGE_MASK)
794 return IS_ALIGNED((unsigned long)pte, VTD_PAGE_SIZE); in first_pte_in_page()
800 (struct dma_pte *)ALIGN((unsigned long)pte, VTD_PAGE_SIZE) - pte; in nr_pte_to_next_page()
H A Diommu.c35 #define ROOT_SIZE VTD_PAGE_SIZE
36 #define CONTEXT_SIZE VTD_PAGE_SIZE
145 #define ROOT_ENTRY_NR (VTD_PAGE_SIZE/sizeof(struct root_entry))
959 domain_flush_cache(domain, tmp_page, VTD_PAGE_SIZE); in pfn_to_dma_pte()
2271 pteval += lvl_pages * VTD_PAGE_SIZE; in __domain_mapping()
2623 VTD_PAGE_SIZE); in copy_context_table()
2675 __iommu_flush_cache(iommu, new_ce, VTD_PAGE_SIZE); in copy_context_table()
4212 if (size < VTD_PAGE_SIZE << level_to_offset_bits(level)) in intel_iommu_unmap()
4213 size = VTD_PAGE_SIZE << level_to_offset_bits(level); in intel_iommu_unmap()
H A Ddmar.c893 addr = ioremap(drhd->address, VTD_PAGE_SIZE); in dmar_validate_one_drhd()
895 addr = early_ioremap(drhd->address, VTD_PAGE_SIZE); in dmar_validate_one_drhd()
907 early_iounmap(addr, VTD_PAGE_SIZE); in dmar_validate_one_drhd()
1627 if (!IS_ALIGNED(addr, VTD_PAGE_SIZE << size_order)) in qi_flush_dev_iotlb_pasid()
H A Dpasid.c222 clflush_cache_range(entries, VTD_PAGE_SIZE); in intel_pasid_get_entry()