Home
last modified time | relevance | path

Searched refs:VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE__SHIFT (Results 1 – 15 of 15) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gmc/
H A Dgmc_7_0_sh_mask.h5284 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE__SHIFT 0xc macro
H A Dgmc_8_2_sh_mask.h6406 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE__SHIFT 0xc macro
H A Dgmc_6_0_sh_mask.h11859 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE__SHIFT 0x0000000c macro
H A Dgmc_7_1_sh_mask.h5926 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE__SHIFT 0xc macro
H A Dgmc_8_1_sh_mask.h6528 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE__SHIFT 0xc macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/mmhub/
H A Dmmhub_9_1_sh_mask.h7411 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE__SHIFT … macro
H A Dmmhub_1_0_sh_mask.h7748 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE__SHIFT … macro
H A Dmmhub_9_3_0_sh_mask.h7838 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE__SHIFT … macro
H A Dmmhub_1_8_0_sh_mask.h19760 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE__SHIFT … macro
H A Dmmhub_1_7_sh_mask.h29676 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE__SHIFT … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h6676 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h6313 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE__SHIFT … macro
H A Dgc_9_1_sh_mask.h6490 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE__SHIFT … macro
H A Dgc_9_4_3_sh_mask.h8965 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE__SHIFT … macro
H A Dgc_9_4_2_sh_mask.h29194 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE__SHIFT … macro