Home
last modified time | relevance | path

Searched refs:VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE_MASK (Results 1 – 15 of 15) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gmc/
H A Dgmc_7_0_sh_mask.h5283 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE_MASK 0x7000 macro
H A Dgmc_8_2_sh_mask.h6405 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE_MASK 0x7000 macro
H A Dgmc_6_0_sh_mask.h11858 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE_MASK 0x00007000L macro
H A Dgmc_7_1_sh_mask.h5925 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE_MASK 0x7000 macro
H A Dgmc_8_1_sh_mask.h6527 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE_MASK 0x7000 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/mmhub/
H A Dmmhub_9_1_sh_mask.h7425 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE_MASK … macro
H A Dmmhub_1_0_sh_mask.h7762 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE_MASK … macro
H A Dmmhub_9_3_0_sh_mask.h7852 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE_MASK … macro
H A Dmmhub_1_8_0_sh_mask.h19774 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE_MASK … macro
H A Dmmhub_1_7_sh_mask.h29690 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE_MASK … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h6690 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE_MASK … macro
H A Dgc_9_2_1_sh_mask.h6327 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE_MASK … macro
H A Dgc_9_1_sh_mask.h6504 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE_MASK … macro
H A Dgc_9_4_3_sh_mask.h8979 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE_MASK … macro
H A Dgc_9_4_2_sh_mask.h29208 #define VM_L2_CNTL__L2_PDE0_CACHE_SPLIT_MODE_MASK … macro