Home
last modified time | relevance | path

Searched refs:VBIOSSMC_MSG_SetHardMinDcfclkByFreq (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314/
H A Ddcn314_smu.c70 #define VBIOSSMC_MSG_SetHardMinDcfclkByFreq 0x7 macro
149 else if (msg_id == VBIOSSMC_MSG_SetHardMinDcfclkByFreq || in dcn314_smu_send_msg_with_param()
220 VBIOSSMC_MSG_SetHardMinDcfclkByFreq, in dcn314_smu_set_hard_min_dcfclk()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn21/
H A Drn_clk_mgr_vbios_smu.c57 #define VBIOSSMC_MSG_SetHardMinDcfclkByFreq 0x8 macro
185 VBIOSSMC_MSG_SetHardMinDcfclkByFreq, in rn_vbios_smu_set_hard_min_dcfclk()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn301/
H A Ddcn301_smu.c54 #define VBIOSSMC_MSG_SetHardMinDcfclkByFreq 0x7 macro
180 VBIOSSMC_MSG_SetHardMinDcfclkByFreq, in dcn301_smu_set_hard_min_dcfclk()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn316/
H A Ddcn316_smu.c71 #define VBIOSSMC_MSG_SetHardMinDcfclkByFreq 0x07 ///< Set DCF clock frequency hard min in MHZ macro
189 VBIOSSMC_MSG_SetHardMinDcfclkByFreq, in dcn316_smu_set_hard_min_dcfclk()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/
H A Ddcn31_smu.c55 #define VBIOSSMC_MSG_SetHardMinDcfclkByFreq 0x7 macro
202 VBIOSSMC_MSG_SetHardMinDcfclkByFreq, in dcn31_smu_set_hard_min_dcfclk()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn315/
H A Ddcn315_smu.c86 #define VBIOSSMC_MSG_SetHardMinDcfclkByFreq 0x07 ///< Set DCF clock frequency hard min in MHZ macro
215 VBIOSSMC_MSG_SetHardMinDcfclkByFreq, in dcn315_smu_set_hard_min_dcfclk()