Home
last modified time | relevance | path

Searched refs:UNIPHY_PLL_CONTROL1__UNIPHY_PLL_RESET__SHIFT (Results 1 – 4 of 4) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_sh_mask.h9216 #define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_RESET__SHIFT 0x00000001 macro
H A Ddce_8_0_sh_mask.h4412 #define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_RESET__SHIFT 0x1 macro
H A Ddce_10_0_sh_mask.h11970 #define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_RESET__SHIFT 0x1 macro
H A Ddce_11_0_sh_mask.h11782 #define UNIPHY_PLL_CONTROL1__UNIPHY_PLL_RESET__SHIFT 0x1 macro