Home
last modified time | relevance | path

Searched refs:UNIPHYA_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY__SHIFT (Results 1 – 12 of 12) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_10_0_sh_mask.h2714 #define UNIPHYA_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY__SHIFT 0x14 macro
H A Ddce_11_0_sh_mask.h2728 #define UNIPHYA_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY__SHIFT 0x14 macro
H A Ddce_11_2_sh_mask.h2968 #define UNIPHYA_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY__SHIFT 0x14 macro
H A Ddce_12_0_sh_mask.h9024 #define UNIPHYA_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY__SHIFT … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_sh_mask.h19818 #define UNIPHYA_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY__SHIFT … macro
H A Ddcn_3_0_3_sh_mask.h21173 #define UNIPHYA_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY__SHIFT … macro
H A Ddcn_2_1_0_sh_mask.h43067 #define UNIPHYA_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY__SHIFT … macro
H A Ddcn_1_0_sh_mask.h39772 #define UNIPHYA_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY__SHIFT … macro
H A Ddcn_3_0_1_sh_mask.h35768 #define UNIPHYA_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY__SHIFT … macro
H A Ddcn_3_0_2_sh_mask.h42353 #define UNIPHYA_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY__SHIFT … macro
H A Ddcn_2_0_0_sh_mask.h48546 #define UNIPHYA_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY__SHIFT … macro
H A Ddcn_3_0_0_sh_mask.h48919 #define UNIPHYA_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY__SHIFT … macro