Home
last modified time | relevance | path

Searched refs:UNIPHYA_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY_MASK (Results 1 – 12 of 12) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_10_0_sh_mask.h2713 #define UNIPHYA_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY_MASK 0x700000 macro
H A Ddce_11_0_sh_mask.h2727 #define UNIPHYA_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY_MASK 0x700000 macro
H A Ddce_11_2_sh_mask.h2967 #define UNIPHYA_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY_MASK 0x700000 macro
H A Ddce_12_0_sh_mask.h9033 #define UNIPHYA_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY_MASK … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_sh_mask.h19827 #define UNIPHYA_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY_MASK … macro
H A Ddcn_3_0_3_sh_mask.h21182 #define UNIPHYA_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY_MASK … macro
H A Ddcn_2_1_0_sh_mask.h43076 #define UNIPHYA_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY_MASK … macro
H A Ddcn_1_0_sh_mask.h39781 #define UNIPHYA_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY_MASK … macro
H A Ddcn_3_0_1_sh_mask.h35779 #define UNIPHYA_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY_MASK … macro
H A Ddcn_3_0_2_sh_mask.h42362 #define UNIPHYA_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY_MASK … macro
H A Ddcn_2_0_0_sh_mask.h48555 #define UNIPHYA_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY_MASK … macro
H A Ddcn_3_0_0_sh_mask.h48928 #define UNIPHYA_LINK_CNTL__UNIPHY_LANE_STAGGER_DELAY_MASK … macro