Searched refs:TxAvailable (Results 1 – 5 of 5) sorted by relevance
| /openbmc/linux/drivers/net/ethernet/3com/ |
| H A D | 3c589_cs.c | 101 TxAvailable = 0x0008, enumerator
483 outw(AckIntr | IntLatch | TxAvailable | RxEarly | IntReq, in tc589_reset()
485 outw(SetIntrEnb | IntLatch | TxAvailable | RxComplete | StatsFull in tc589_reset()
631 if (status & TxAvailable) { in el3_interrupt()
634 outw(AckIntr | TxAvailable, ioaddr + EL3_CMD); in el3_interrupt()
|
| H A D | 3c515.c | 202 TxAvailable = 0x0008, RxComplete = 0x0010, RxEarly = 0x0020, enumerator
849 (vp->full_bus_master_tx ? DownComplete : TxAvailable) | in corkscrew_open()
853 outw(AckIntr | IntLatch | TxAvailable | RxEarly | IntReq, in corkscrew_open()
855 outw(SetIntrEnb | IntLatch | TxAvailable | RxComplete | StatsFull in corkscrew_open()
1155 if (status & TxAvailable) { in corkscrew_interrupt()
1159 outw(AckIntr | TxAvailable, ioaddr + EL3_CMD); in corkscrew_interrupt()
1218 outw(SetIntrEnb | TxAvailable | in corkscrew_interrupt()
|
| H A D | 3c574_cs.c | 147 TxAvailable = 0x0008, RxComplete = 0x0010, RxEarly = 0x0020, enumerator
665 outw(AckIntr | IntLatch | TxAvailable | RxEarly | IntReq, in tc574_reset()
667 outw(SetIntrEnb | IntLatch | TxAvailable | RxComplete | StatsFull in tc574_reset()
796 if (status & TxAvailable) { in el3_interrupt()
799 outw(AckIntr | TxAvailable, ioaddr + EL3_CMD); in el3_interrupt()
|
| H A D | 3c509.c | 133 TxAvailable = 0x0008, RxComplete = 0x0010, RxEarly = 0x0020, enumerator
785 if (status & TxAvailable) { in el3_interrupt()
789 outw(AckIntr | TxAvailable, ioaddr + EL3_CMD); in el3_interrupt()
1303 outw(AckIntr | IntLatch | TxAvailable | RxEarly | IntReq, in el3_up()
1305 outw(SetIntrEnb | IntLatch|TxAvailable|TxComplete|RxComplete|StatsFull, in el3_up()
|
| H A D | 3c59x.c | 466 TxAvailable = 0x0008, RxComplete = 0x0010, RxEarly = 0x0020, enumerator
1699 (vp->full_bus_master_tx ? DownComplete : TxAvailable) | in vortex_up()
1702 vp->intr_enable = SetIntrEnb | IntLatch | TxAvailable | in vortex_up()
1708 iowrite16(AckIntr | IntLatch | TxAvailable | RxEarly | IntReq, in vortex_up()
2296 if (status & TxAvailable) { in _vortex_interrupt()
2300 iowrite16(AckIntr | TxAvailable, ioaddr + EL3_CMD); in _vortex_interrupt()
|