Searched refs:TSB (Results 1 – 5 of 5) sorted by relevance
/openbmc/linux/arch/sparc/include/asm/ |
H A D | tsb.h | 77 #define TSB_LOAD_QUAD(TSB, REG) \ argument 86 661: lduwa [TSB] ASI_N, REG; \ 92 #define TSB_LOAD_TAG(TSB, REG) \ argument 93 661: ldxa [TSB] ASI_N, REG; \ 96 ldxa [TSB] ASI_PHYS_USE_EC, REG; \ 121 99: TSB_LOAD_TAG_HIGH(TSB, REG1); \ 131 #define TSB_WRITE(TSB, TTE, TAG) \ argument 132 add TSB, 0x8, TSB; \ 133 TSB_STORE(TSB, TTE); \ 134 sub TSB, 0x8, TSB; \ [all …]
|
/openbmc/linux/arch/sparc/kernel/ |
H A D | dtlb_miss.S | 3 ldxa [%g0] ASI_DMMU_TSB_8KB_PTR, %g1 ! Get TSB 8K pointer 9 TSB_LOAD_QUAD(%g1, %g4) ! Load TSB entry
|
H A D | itlb_miss.S | 3 ldxa [%g0] ASI_IMMU_TSB_8KB_PTR, %g1 ! Get TSB 8K pointer 9 TSB_LOAD_QUAD(%g1, %g4) ! Load TSB entry
|
/openbmc/linux/arch/arm64/ |
H A D | Kconfig | 863 bool "Cortex-A710: 2054223: workaround TSB instruction failing to flush trace" 869 Affected cores may fail to flush the trace data on a TSB instruction, when 873 Workaround is to issue two TSB consecutively on affected cores. 878 bool "Neoverse-N2: 2067961: workaround TSB instruction failing to flush trace" 884 Affected cores may fail to flush the trace data on a TSB instruction, when 888 Workaround is to issue two TSB consecutively on affected cores. 960 Work around this in the driver by executing TSB CSYNC and DSB after collection
|
/openbmc/linux/Documentation/arch/sparc/oradax/ |
H A D | dax-hv-api.txt | 237 …dresses used in the CCB must have translation entries present in either the TLB or a configured TSB 1121 must be present in either the TLB or an active TSB to be processed. The translation context for vir… 1231 or TSB contents. The submission may be retried after adding the required
|