Home
last modified time | relevance | path

Searched refs:TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_RSVD1_SHIFT (Results 1 – 1 of 1) sorted by relevance

/openbmc/u-boot/arch/arm/include/asm/arch-mx7/
H A Dcrm_regs.h1825 #define TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_RSVD1_SHIFT 27 macro
1826 …TEMPSENSE0_CLR_RSVD1(x) (((uint32_t)(((uint32_t)(x))<<TEMPMON_HW_ANADIG_TEMPSENSE0_CLR_RSVD1_SHIFT