Home
last modified time | relevance | path

Searched refs:SYS_GPCPLL_CFG_BASE (Results 1 – 2 of 2) sorted by relevance

/openbmc/linux/drivers/gpu/drm/nouveau/nvkm/subdev/clk/
H A Dgk20a.h34 #define SYS_GPCPLL_CFG_BASE 0x00137000 macro
35 #define GPCPLL_CFG (SYS_GPCPLL_CFG_BASE + 0)
41 #define GPCPLL_CFG2 (SYS_GPCPLL_CFG_BASE + 0xc)
45 #define GPCPLL_CFG3 (SYS_GPCPLL_CFG_BASE + 0x18)
53 #define GPCPLL_COEFF (SYS_GPCPLL_CFG_BASE + 4)
63 #define GPCPLL_NDIV_SLOWDOWN (SYS_GPCPLL_CFG_BASE + 0x1c)
76 #define SEL_VCO (SYS_GPCPLL_CFG_BASE + 0x100)
79 #define GPC2CLK_OUT (SYS_GPCPLL_CFG_BASE + 0x250)
H A Dgm20b.c34 #define BYPASSCTRL_SYS (SYS_GPCPLL_CFG_BASE + 0x340)
49 #define GPCPLL_DVFS0 (SYS_GPCPLL_CFG_BASE + 0x10)
59 #define GPCPLL_DVFS1 (SYS_GPCPLL_CFG_BASE + 0x14)