Searched refs:SYS_FIELD_GET (Results 1 – 6 of 6) sorted by relevance
/openbmc/linux/arch/arm64/include/asm/ |
H A D | scs.h | 48 if (SYS_FIELD_GET(ID_AA64ISAR1_EL1, APA, reg) | in should_patch_pac_into_scs() 49 SYS_FIELD_GET(ID_AA64ISAR1_EL1, API, reg)) in should_patch_pac_into_scs() 53 if (SYS_FIELD_GET(ID_AA64ISAR2_EL1, APA3, reg)) in should_patch_pac_into_scs()
|
H A D | cache.h | 58 #define CTR_L1IP(ctr) SYS_FIELD_GET(CTR_EL0, L1Ip, ctr) 80 return SYS_FIELD_GET(CTR_EL0, CWG, read_cpuid_cachetype()); in cache_type_cwg()
|
H A D | sysreg.h | 1114 #define SYS_FIELD_GET(reg, field, val) \ macro
|
/openbmc/linux/include/kvm/ |
H A D | arm_pmu.h | 98 u8 pmuver = SYS_FIELD_GET(ID_AA64DFR0_EL1, PMUVer, val); \
|
/openbmc/linux/arch/arm64/kvm/ |
H A D | sys_regs.c | 102 field = SYS_FIELD_GET(CTR_EL0, IminLine, ctr); in get_min_cache_line_size() 104 field = SYS_FIELD_GET(CTR_EL0, DminLine, ctr); in get_min_cache_line_size() 1505 u8 pmuver = SYS_FIELD_GET(ID_AA64DFR0_EL1, PMUVer, val); in set_id_aa64dfr0_el1() 1544 u8 perfmon = SYS_FIELD_GET(ID_DFR0_EL1, PerfMon, val); in set_id_dfr0_el1()
|
H A D | pmu-emul.c | 58 u8 pmuver = SYS_FIELD_GET(ID_AA64DFR0_EL1, PMUVer, dfr0); in kvm_pmu_event_mask()
|