Home
last modified time | relevance | path

Searched refs:SVC_MODE (Results 1 – 21 of 21) sorted by relevance

/openbmc/linux/arch/arm/kernel/
H A Dkgdb.c161 .cpsr_val = SVC_MODE,
169 .cpsr_val = PSR_T_BIT | SVC_MODE,
177 .cpsr_val = SVC_MODE,
185 .cpsr_val = PSR_T_BIT | SVC_MODE,
H A Dentry-header.S179 eor \rtemp, \rtemp, #(SVC_MODE ^ SYSTEM_MODE)
185 eor \rtemp, \rtemp, #(SVC_MODE ^ SYSTEM_MODE)
191 eor \rtemp, \rtemp, #(SVC_MODE ^ SYSTEM_MODE)
197 eor \rtemp, \rtemp, #(SVC_MODE ^ SYSTEM_MODE)
H A Dentry-armv.S322 ARM( msr cpsr_c, #SVC_MODE | PSR_I_BIT | PSR_F_BIT )
323 THUMB( mov r0, #SVC_MODE | PSR_I_BIT | PSR_F_BIT )
336 ARM( msr cpsr_c, #SVC_MODE | PSR_I_BIT | PSR_F_BIT )
337 THUMB( mov r0, #SVC_MODE | PSR_I_BIT | PSR_F_BIT )
881 eor r0, r0, #(\mode ^ SVC_MODE | PSR_ISETSTATE)
H A Dtcm.c249 .cpsr_val = SVC_MODE,
H A Dprocess.c264 childregs->ARM_cpsr = SVC_MODE; in copy_thread()
H A Dtraps.c458 if (processor_mode(regs) == SVC_MODE) { in do_undefinstr()
H A Dsetup.c589 PLC_l (PSR_F_BIT | PSR_I_BIT | SVC_MODE) in cpu_init()
/openbmc/linux/arch/arm/include/uapi/asm/
H A Dptrace.h54 #define SVC_MODE 0x00000000 macro
57 #define SVC_MODE 0x00000013 macro
/openbmc/linux/arch/arm/mach-s3c/
H A Dsleep-s3c64xx.S40 msr cpsr_c, #PSR_I_BIT | PSR_F_BIT | SVC_MODE
/openbmc/linux/arch/arm/probes/kprobes/
H A Dcore.c441 .cpsr_val = SVC_MODE,
449 .cpsr_val = SVC_MODE,
459 .cpsr_val = SVC_MODE,
/openbmc/linux/arch/arm/include/asm/
H A Dvirt.h43 #define __boot_cpu_mode (SVC_MODE)
H A Dperf_event.h22 (regs)->ARM_cpsr = SVC_MODE; \
H A Dassembler.h106 msr cpsr_c, #PSR_I_BIT | SVC_MODE
110 msr cpsr_c, #SVC_MODE
445 orr \reg , \reg , #PSR_I_BIT | PSR_F_BIT | SVC_MODE
460 setmode PSR_F_BIT | PSR_I_BIT | SVC_MODE, \reg
/openbmc/linux/arch/arm/common/
H A Dsecure_cntvoff.S30 cps #SVC_MODE
/openbmc/linux/arch/arm/mach-rockchip/
H A Dsleep.S20 setmode PSR_I_BIT | PSR_F_BIT | SVC_MODE, r1 @ set svc, irqs off
/openbmc/u-boot/arch/arm/include/asm/proc-armv/
H A Dprocessor.h38 #define INIT_CSS (struct context_save_struct){ SVC_MODE, 0, 0, 0, 0, 0, 0, 0, 0, 0 }
H A Dptrace.h39 #define SVC_MODE 0x13 macro
/openbmc/linux/arch/arm/mm/
H A Dproc-xsc3.S107 mov r1, #PSR_F_BIT|PSR_I_BIT|SVC_MODE
448 mov r0, #PSR_F_BIT|PSR_I_BIT|SVC_MODE
H A Dproc-xscale.S145 mov r1, #PSR_F_BIT|PSR_I_BIT|SVC_MODE
/openbmc/u-boot/arch/arm/cpu/armv7/
H A Dnonsec_virt.S78 mov r6, #SVC_MODE @ default mode is SVC
/openbmc/linux/arch/arm/vfp/
H A Dvfpmodule.c870 .cpsr_val = SVC_MODE,