Home
last modified time | relevance | path

Searched refs:STG_WRITE_REG (Results 1 – 5 of 5) sorted by relevance

/openbmc/linux/drivers/video/fbdev/kyro/
H A DSTG4000Ramdac.c39 STG_WRITE_REG(SoftwareReset, tmp); in InitialiseRamdac()
67 STG_WRITE_REG(DACPixelFormat, tmp); in InitialiseRamdac()
83 STG_WRITE_REG(DACPrimSize, tmp); in InitialiseRamdac()
94 STG_WRITE_REG(DACPLLMode, tmp); in InitialiseRamdac()
100 STG_WRITE_REG(DACPrimAddress, tmp); in InitialiseRamdac()
105 STG_WRITE_REG(DACCursorCtrl, tmp); in InitialiseRamdac()
109 STG_WRITE_REG(DACCursorAddr, tmp); in InitialiseRamdac()
120 STG_WRITE_REG(DACVidWinEnd, tmp); in InitialiseRamdac()
133 STG_WRITE_REG(DACCrcTrigger, tmp); in InitialiseRamdac()
153 STG_WRITE_REG(DACStreamCtrl, tmp); in DisableRamdacOutput()
[all …]
H A DSTG4000InitDevice.c104 STG_WRITE_REG(SDRAMConf0, 0x49A1); in InitSDRAMRegisters()
107 STG_WRITE_REG(SDRAMConf0, 0x4DF1); in InitSDRAMRegisters()
111 STG_WRITE_REG(SDRAMConf2, 0x31); in InitSDRAMRegisters()
248 STG_WRITE_REG(IntMask, 0xFFFF); in SetCoreClockPLL()
253 STG_WRITE_REG(Thread0Enable, tmp); in SetCoreClockPLL()
258 STG_WRITE_REG(Thread1Enable, tmp); in SetCoreClockPLL()
260 STG_WRITE_REG(SoftwareReset, in SetCoreClockPLL()
262 STG_WRITE_REG(SoftwareReset, in SetCoreClockPLL()
267 STG_WRITE_REG(TAConfiguration, 0); in SetCoreClockPLL()
268 STG_WRITE_REG(SoftwareReset, in SetCoreClockPLL()
[all …]
H A DSTG4000OverlayDevice.c87 STG_WRITE_REG(DACOverlayAddr, tmp); in ResetOverlayRegisters()
92 STG_WRITE_REG(DACOverlayUAddr, tmp); in ResetOverlayRegisters()
97 STG_WRITE_REG(DACOverlayVAddr, tmp); in ResetOverlayRegisters()
103 STG_WRITE_REG(DACOverlaySize, tmp); in ResetOverlayRegisters()
107 STG_WRITE_REG(DACOverlayVtDec, tmp); in ResetOverlayRegisters()
113 STG_WRITE_REG(DACPixelFormat, tmp); in ResetOverlayRegisters()
136 STG_WRITE_REG(DACBlendCtrl, tmp); in ResetOverlayRegisters()
186 STG_WRITE_REG(DACOverlayAddr, tmp); in CreateOverlaySurface()
283 STG_WRITE_REG(DACBlendCtrl, tmp); in SetOverlayBlendMode()
299 STG_WRITE_REG(DACStreamCtrl, tmp); in EnableOverlayPlane()
[all …]
H A DSTG4000VTG.c25 STG_WRITE_REG(SoftwareReset, tmp); in DisableVGA()
35 STG_WRITE_REG(SoftwareReset, tmp); in DisableVGA()
45 STG_WRITE_REG(DACSyncCtrl, tmp); in StopVTG()
56 STG_WRITE_REG(DACSyncCtrl, tmp); in StartVTG()
123 STG_WRITE_REG(DACHorTim1, tmp); in SetupVTG()
129 STG_WRITE_REG(DACHorTim2, tmp); in SetupVTG()
135 STG_WRITE_REG(DACHorTim3, tmp); in SetupVTG()
142 STG_WRITE_REG(DACVerTim1, tmp); in SetupVTG()
148 STG_WRITE_REG(DACVerTim2, tmp); in SetupVTG()
154 STG_WRITE_REG(DACVerTim3, tmp); in SetupVTG()
[all …]
H A DSTG4000Reg.h24 #define STG_WRITE_REG(reg,data) (writel(data,&pSTGReg->reg)) macro
27 #define STG_WRITE_REG(reg,data) (pSTGReg->reg = data) macro